[PATCH 15/23] drm/amd/display: Adjust dto fix coverage

Alex Hung alex.hung at amd.com
Wed Jun 4 18:43:26 UTC 2025


From: Ausef Yousof <Ausef.Yousof at amd.com>

[WHY & HOW]
Unnecessary to affect legacy APU's dto src sel during dpms behaviour

Reviewed-by: Charlene Liu <charlene.liu at amd.com>
Signed-off-by: Ausef Yousof <Ausef.Yousof at amd.com>
Signed-off-by: Alex Hung <alex.hung at amd.com>
---
 drivers/gpu/drm/amd/display/dc/hwss/dce110/dce110_hwseq.c | 2 +-
 drivers/gpu/drm/amd/display/dc/hwss/dcn20/dcn20_hwseq.c   | 2 +-
 2 files changed, 2 insertions(+), 2 deletions(-)

diff --git a/drivers/gpu/drm/amd/display/dc/hwss/dce110/dce110_hwseq.c b/drivers/gpu/drm/amd/display/dc/hwss/dce110/dce110_hwseq.c
index a9a3001109c3..c717cc1eca6d 100644
--- a/drivers/gpu/drm/amd/display/dc/hwss/dce110/dce110_hwseq.c
+++ b/drivers/gpu/drm/amd/display/dc/hwss/dce110/dce110_hwseq.c
@@ -1186,7 +1186,7 @@ void dce110_disable_stream(struct pipe_ctx *pipe_ctx)
 		if (dccg) {
 			dccg->funcs->disable_symclk32_se(dccg, dp_hpo_inst);
 			dccg->funcs->set_dpstreamclk(dccg, REFCLK, tg->inst, dp_hpo_inst);
-			if (dc->ctx->dce_version == DCN_VERSION_3_15) {
+			if (!(dc->ctx->dce_version >= DCN_VERSION_3_5)) {
 				if (dccg && dccg->funcs->set_dtbclk_dto)
 					dccg->funcs->set_dtbclk_dto(dccg, &dto_params);
 			}
diff --git a/drivers/gpu/drm/amd/display/dc/hwss/dcn20/dcn20_hwseq.c b/drivers/gpu/drm/amd/display/dc/hwss/dcn20/dcn20_hwseq.c
index bc06b7b3d67d..6a00f0984ce1 100644
--- a/drivers/gpu/drm/amd/display/dc/hwss/dcn20/dcn20_hwseq.c
+++ b/drivers/gpu/drm/amd/display/dc/hwss/dcn20/dcn20_hwseq.c
@@ -2871,7 +2871,7 @@ void dcn20_reset_back_end_for_pipe(
 			link->phy_state.symclk_state = SYMCLK_OFF_TX_OFF;
 		}
 		if (dc->link_srv->dp_is_128b_132b_signal(pipe_ctx) && dccg
-			&& dc->ctx->dce_version != DCN_VERSION_3_15) {
+			&& dc->ctx->dce_version >= DCN_VERSION_3_5) {
 			dto_params.otg_inst = pipe_ctx->stream_res.tg->inst;
 			dto_params.timing = &pipe_ctx->stream->timing;
 			if (dccg && dccg->funcs->set_dtbclk_dto)
-- 
2.43.0



More information about the amd-gfx mailing list