<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=us-ascii">
<meta name="Generator" content="Microsoft Exchange Server">
<!-- converted from text --><style><!-- .EmailQuote { margin-left: 1pt; padding-left: 4pt; border-left: #800000 2px solid; } --></style>
</head>
<body>
<meta content="text/html; charset=UTF-8">
<style type="text/css" style="">
<!--
p
{margin-top:0;
margin-bottom:0}
-->
</style>
<div dir="ltr">
<div id="x_divtagdefaultwrapper" style="font-size:12pt; color:#000000; background-color:#FFFFFF; font-family:Calibri,Arial,Helvetica,sans-serif">
<p>Sure.</p>
<p><br>
</p>
<p>Thanks Alex and Alexandre.</p>
<p><br>
</p>
<p>Best Regards</p>
<p>Rex</p>
</div>
<hr tabindex="-1" style="display:inline-block; width:98%">
<div id="x_divRplyFwdMsg" dir="ltr"><font face="Calibri, sans-serif" color="#000000" style="font-size:11pt"><b>From:</b> Alex Deucher <alexdeucher@gmail.com><br>
<b>Sent:</b> Thursday, July 7, 2016 10:27:33 PM<br>
<b>To:</b> Zhu, Rex<br>
<b>Cc:</b> amd-gfx list<br>
<b>Subject:</b> Re: [PATCH 5/6] drm/amd/powerplay: add mvdd dpm support.</font>
<div> </div>
</div>
</div>
<font size="2"><span style="font-size:10pt;">
<div class="PlainText">On Tue, Jul 5, 2016 at 5:48 AM, Rex Zhu <Rex.Zhu@amd.com> wrote:<br>
> SMC requires master switch bit to be se.<br>
><br>
> Signed-off-by: Rex Zhu <Rex.Zhu@amd.com><br>
><br>
> Change-Id: I2f5fa89934c97c43885d5b0e09b3199981370067<br>
<br>
With the s/be se/be set/ change mentioned by Alexandre fixed, the patch is:<br>
Reviewed-by: Alex Deucher <alexander.deucher@amd.com><br>
<br>
> ---<br>
> drivers/gpu/drm/amd/powerplay/hwmgr/polaris10_hwmgr.c | 5 ++---<br>
> 1 file changed, 2 insertions(+), 3 deletions(-)<br>
><br>
> diff --git a/drivers/gpu/drm/amd/powerplay/hwmgr/polaris10_hwmgr.c b/drivers/gpu/drm/amd/powerplay/hwmgr/polaris10_hwmgr.c<br>
> index 2a71262..46f91b3 100644<br>
> --- a/drivers/gpu/drm/amd/powerplay/hwmgr/polaris10_hwmgr.c<br>
> +++ b/drivers/gpu/drm/amd/powerplay/hwmgr/polaris10_hwmgr.c<br>
> @@ -1938,9 +1938,8 @@ static int polaris10_populate_vr_config(struct pp_hwmgr *hwmgr,<br>
> if (POLARIS10_VOLTAGE_CONTROL_BY_SVID2 == data->mvdd_control) {<br>
> config = VR_SVI2_PLANE_2;<br>
> table->VRConfig |= (config << VRCONF_MVDD_SHIFT);<br>
> - } else if (POLARIS10_VOLTAGE_CONTROL_BY_GPIO == data->mvdd_control) {<br>
> - config = VR_SMIO_PATTERN_2;<br>
> - table->VRConfig |= (config << VRCONF_MVDD_SHIFT);<br>
> + cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, data->soft_regs_start +<br>
> + offsetof(SMU74_SoftRegisters, AllowMvddSwitch), 0x1);<br>
> } else {<br>
> config = VR_STATIC_VOLTAGE;<br>
> table->VRConfig |= (config << VRCONF_MVDD_SHIFT);<br>
> --<br>
> 1.9.1<br>
><br>
> _______________________________________________<br>
> amd-gfx mailing list<br>
> amd-gfx@lists.freedesktop.org<br>
> <a href="https://lists.freedesktop.org/mailman/listinfo/amd-gfx">https://lists.freedesktop.org/mailman/listinfo/amd-gfx</a><br>
</div>
</span></font>
</body>
</html>