<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1">
<style type="text/css" style="display:none;"><!-- P {margin-top:0;margin-bottom:0;} --></style>
</head>
<body dir="ltr">
<div id="divtagdefaultwrapper" style="font-size:12pt;color:#000000;font-family:Calibri,Arial,Helvetica,sans-serif;">
<p>Hi Alex,</p>
<p><br>
</p>
<p>No problem I'll submit that tomorrow morning.</p>
<p><br>
</p>
<p>Cheers,</p>
<p>Tom</p>
<br>
<br>
<div style="color: rgb(0, 0, 0);">
<div>
<hr tabindex="-1" style="display:inline-block; width:98%">
<div id="x_divRplyFwdMsg" dir="ltr"><font face="Calibri, sans-serif" color="#000000" style="font-size:11pt"><b>From:</b> Deucher, Alexander<br>
<b>Sent:</b> Thursday, October 13, 2016 15:19<br>
<b>To:</b> 'Tom St Denis'; amd-gfx@lists.freedesktop.org<br>
<b>Cc:</b> StDenis, Tom<br>
<b>Subject:</b> RE: [PATCH] drm/radeon/si_dpm: Limit clocks on HD86xx part</font>
<div> </div>
</div>
</div>
<font size="2"><span style="font-size:10pt;">
<div class="PlainText">> -----Original Message-----<br>
> From: amd-gfx [<a href="mailto:amd-gfx-bounces@lists.freedesktop.org">mailto:amd-gfx-bounces@lists.freedesktop.org</a>] On Behalf<br>
> Of Tom St Denis<br>
> Sent: Thursday, October 13, 2016 12:42 PM<br>
> To: amd-gfx@lists.freedesktop.org<br>
> Cc: StDenis, Tom<br>
> Subject: [PATCH] drm/radeon/si_dpm: Limit clocks on HD86xx part<br>
> <br>
> Limit clocks on a specific HD86xx part to avoid<br>
> crashes (while awaiting an appropriate PP fix).<br>
> <br>
> Signed-off-by: Tom St Denis <tom.stdenis@amd.com><br>
<br>
Reviewed-by: Alex Deucher <alexander.deucher@amd.com><br>
<br>
Care to send a patch for amdgpu as well?<br>
<br>
Alex<br>
<br>
> ---<br>
> drivers/gpu/drm/radeon/si_dpm.c | 6 ++++++<br>
> 1 file changed, 6 insertions(+)<br>
> <br>
> diff --git a/drivers/gpu/drm/radeon/si_dpm.c<br>
> b/drivers/gpu/drm/radeon/si_dpm.c<br>
> index 89bdf20344ae..691f37b28b1a 100644<br>
> --- a/drivers/gpu/drm/radeon/si_dpm.c<br>
> +++ b/drivers/gpu/drm/radeon/si_dpm.c<br>
> @@ -3021,6 +3021,12 @@ static void si_apply_state_adjust_rules(struct<br>
> radeon_device *rdev,<br>
> max_sclk = 75000;<br>
> max_mclk = 80000;<br>
> }<br>
> + /* limit clocks on HD8600 series */<br>
> + if (rdev->pdev->device == 0x6660 &&<br>
> + rdev->pdev->revision == 0x83) {<br>
> + max_sclk = 75000;<br>
> + max_mclk = 80000;<br>
> + }<br>
> <br>
> if (rps->vce_active) {<br>
> rps->evclk = rdev->pm.dpm.vce_states[rdev-<br>
> >pm.dpm.vce_level].evclk;<br>
> --<br>
> 2.10.0<br>
> <br>
> _______________________________________________<br>
> amd-gfx mailing list<br>
> amd-gfx@lists.freedesktop.org<br>
> <a href="https://lists.freedesktop.org/mailman/listinfo/amd-gfx">https://lists.freedesktop.org/mailman/listinfo/amd-gfx</a><br>
</div>
</span></font></div>
</div>
</body>
</html>