<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=iso-2022-jp">
<style type="text/css" style="display:none;"><!-- P {margin-top:0;margin-bottom:0;} --></style>
</head>
<body dir="ltr">
<div id="divtagdefaultwrapper" style="font-size:12pt;color:#000000;font-family:Calibri,Helvetica,sans-serif;" dir="ltr">
looks we didn't hit similar issues during vega10 testing ...</div>
<hr style="display:inline-block;width:98%" tabindex="-1">
<div id="divRplyFwdMsg" dir="ltr"><font face="Calibri, sans-serif" style="font-size:11pt" color="#000000"><b>From:</b> amd-gfx <amd-gfx-bounces@lists.freedesktop.org> on behalf of zhoucm1 <zhoucm1@amd.com><br>
<b>Sent:</b> Tuesday, March 6, 2018 6:02:35 PM<br>
<b>To:</b> Deng, Emily; amd-gfx@lists.freedesktop.org<br>
<b>Subject:</b> Re: [PATCH] drm/amdgpu: Clean sdma wptr register when only enable wptr polling</font>
<div> </div>
</div>
<div class="BodyFragment"><font size="2"><span style="font-size:11pt;">
<div class="PlainText">How about other sdma version? like sdma v4 etc.<br>
<br>
<br>
Regards,<br>
<br>
David Zhou<br>
<br>
<br>
On 2018年03月06日 17:59, Emily Deng wrote:<br>
> The sdma wptr polling memory is not fast enough, then the sdma<br>
> wptr register will be random, and not equal to sdma rptr, which<br>
> will cause sdma engine hang when load driver, so clean up the sdma<br>
> wptr directly to fix this issue.<br>
><br>
> Signed-off-by: Emily Deng <Emily.Deng@amd.com><br>
> ---<br>
> drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c | 5 +++--<br>
> 1 file changed, 3 insertions(+), 2 deletions(-)<br>
><br>
> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c b/drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c<br>
> index 521978c..2a27928 100644<br>
> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c<br>
> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c<br>
> @@ -719,11 +719,12 @@ static int sdma_v3_0_gfx_resume(struct amdgpu_device *adev)<br>
> WREG32(mmSDMA0_GFX_RB_WPTR_POLL_ADDR_HI + sdma_offsets[i],<br>
> upper_32_bits(wptr_gpu_addr));<br>
> wptr_poll_cntl = RREG32(mmSDMA0_GFX_RB_WPTR_POLL_CNTL + sdma_offsets[i]);<br>
> - if (ring->use_pollmem)<br>
> + if (ring->use_pollmem) {<br>
> + WREG32(mmSDMA0_GFX_RB_WPTR + sdma_offsets[i], 0);<br>
> wptr_poll_cntl = REG_SET_FIELD(wptr_poll_cntl,<br>
> SDMA0_GFX_RB_WPTR_POLL_CNTL,<br>
> ENABLE, 1);<br>
> - else<br>
> + } else<br>
> wptr_poll_cntl = REG_SET_FIELD(wptr_poll_cntl,<br>
> SDMA0_GFX_RB_WPTR_POLL_CNTL,<br>
> ENABLE, 0);<br>
<br>
_______________________________________________<br>
amd-gfx mailing list<br>
amd-gfx@lists.freedesktop.org<br>
<a href="https://lists.freedesktop.org/mailman/listinfo/amd-gfx">https://lists.freedesktop.org/mailman/listinfo/amd-gfx</a><br>
</div>
</span></font></div>
</body>
</html>