<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=us-ascii">
<style type="text/css" style="display:none;"><!-- P {margin-top:0;margin-bottom:0;} --></style>
</head>
<body dir="ltr">
<div id="divtagdefaultwrapper" style="font-size:12pt;color:#000000;font-family:Calibri,Helvetica,sans-serif;" dir="ltr">
<p style="margin-top:0;margin-bottom:0">Reviewed-by: Alex Deucher <alexander.deucher@amd.com><br>
</p>
</div>
<hr style="display:inline-block;width:98%" tabindex="-1">
<div id="divRplyFwdMsg" dir="ltr"><font face="Calibri, sans-serif" style="font-size:11pt" color="#000000"><b>From:</b> amd-gfx <amd-gfx-bounces@lists.freedesktop.org> on behalf of Harry Wentland <harry.wentland@amd.com><br>
<b>Sent:</b> Tuesday, March 13, 2018 3:31:40 PM<br>
<b>To:</b> amd-gfx@lists.freedesktop.org<br>
<b>Cc:</b> Wentland, Harry<br>
<b>Subject:</b> [PATCH] drm/amd/display: Fix DCN build breakage</font>
<div> </div>
</div>
<div class="BodyFragment"><font size="2"><span style="font-size:11pt;">
<div class="PlainText">Fixes: 680acc64120c (drm/amd/display: Set disp clk in a safe way to avoid<br>
over high dpp clk.)<br>
<br>
Signed-off-by: Harry Wentland <harry.wentland@amd.com><br>
---<br>
 drivers/gpu/drm/amd/display/dc/dce/dce_clocks.c | 2 ++<br>
 1 file changed, 2 insertions(+)<br>
<br>
diff --git a/drivers/gpu/drm/amd/display/dc/dce/dce_clocks.c b/drivers/gpu/drm/amd/display/dc/dce/dce_clocks.c<br>
index 76fc903515ba..78e6beb6cf26 100644<br>
--- a/drivers/gpu/drm/amd/display/dc/dce/dce_clocks.c<br>
+++ b/drivers/gpu/drm/amd/display/dc/dce/dce_clocks.c<br>
@@ -623,6 +623,7 @@ static bool dce_apply_clock_voltage_request(<br>
                 }<br>
         }<br>
         if (send_request) {<br>
+#if defined(CONFIG_DRM_AMD_DC_DCN1_0)<br>
                 if (clk->ctx->dce_version >= DCN_VERSION_1_0) {<br>
                         struct dc *core_dc = clk->ctx->dc;<br>
                         /*use dcfclk request voltage*/<br>
@@ -630,6 +631,7 @@ static bool dce_apply_clock_voltage_request(<br>
                         clock_voltage_req.clocks_in_khz =<br>
                                 dcn_find_dcfclk_suits_all(core_dc, &clk->cur_clocks_value);<br>
                 }<br>
+#endif<br>
                 dm_pp_apply_clock_for_voltage_request(<br>
                         clk->ctx, &clock_voltage_req);<br>
         }<br>
-- <br>
2.14.1<br>
<br>
_______________________________________________<br>
amd-gfx mailing list<br>
amd-gfx@lists.freedesktop.org<br>
<a href="https://lists.freedesktop.org/mailman/listinfo/amd-gfx">https://lists.freedesktop.org/mailman/listinfo/amd-gfx</a><br>
</div>
</span></font></div>
</body>
</html>