<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=us-ascii">
<style type="text/css" style="display:none;"><!-- P {margin-top:0;margin-bottom:0;} --></style>
</head>
<body dir="ltr">
<div id="divtagdefaultwrapper" style="font-size:12pt;color:#000000;font-family:Calibri,Helvetica,sans-serif;" dir="ltr">
<p style="margin-top:0;margin-bottom:0">Series is:</p>
<p style="margin-top:0;margin-bottom:0">Reviewed-by: Alex Deucher <alexander.deucher@amd.com><br>
</p>
</div>
<hr style="display:inline-block;width:98%" tabindex="-1">
<div id="divRplyFwdMsg" dir="ltr"><font face="Calibri, sans-serif" style="font-size:11pt" color="#000000"><b>From:</b> amd-gfx <amd-gfx-bounces@lists.freedesktop.org> on behalf of Leo Liu <leo.liu@amd.com><br>
<b>Sent:</b> Monday, July 9, 2018 12:11:38 PM<br>
<b>To:</b> amd-gfx@lists.freedesktop.org<br>
<b>Cc:</b> Liu, Leo<br>
<b>Subject:</b> [PATCH 3/3] drm/amdgpu: move cache window setup after power and clock resume</font>
<div> </div>
</div>
<div class="BodyFragment"><font size="2"><span style="font-size:11pt;">
<div class="PlainText">To make register read/write reliable. Along with the previous patch,<br>
VCN will work with dpm disabled case.<br>
<br>
Signed-off-by: Leo Liu <leo.liu@amd.com><br>
---<br>
 drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c | 4 ++--<br>
 1 file changed, 2 insertions(+), 2 deletions(-)<br>
<br>
diff --git a/drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c b/drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c<br>
index b82c92084b6f..ca4265bc10b9 100644<br>
--- a/drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c<br>
+++ b/drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c<br>
@@ -600,12 +600,12 @@ static int vcn_v1_0_start(struct amdgpu_device *adev)<br>
         /* disable byte swapping */<br>
         lmi_swap_cntl = 0;<br>
 <br>
-       vcn_v1_0_mc_resume(adev);<br>
-<br>
         vcn_1_0_disable_static_power_gating(adev);<br>
         /* disable clock gating */<br>
         vcn_v1_0_disable_clock_gating(adev);<br>
 <br>
+       vcn_v1_0_mc_resume(adev);<br>
+<br>
         /* disable interupt */<br>
         WREG32_P(SOC15_REG_OFFSET(UVD, 0, mmUVD_MASTINT_EN), 0,<br>
                         ~UVD_MASTINT_EN__VCPU_EN_MASK);<br>
-- <br>
2.17.1<br>
<br>
_______________________________________________<br>
amd-gfx mailing list<br>
amd-gfx@lists.freedesktop.org<br>
<a href="https://lists.freedesktop.org/mailman/listinfo/amd-gfx">https://lists.freedesktop.org/mailman/listinfo/amd-gfx</a><br>
</div>
</span></font></div>
</body>
</html>