<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=us-ascii">
<style type="text/css" style="display:none;"> P {margin-top:0;margin-bottom:0;} </style>
</head>
<body dir="ltr">
<div style="font-family: Calibri, Arial, Helvetica, sans-serif; font-size: 12pt; color: rgb(0, 0, 0);">
Reviewed-by: Alex Deucher <alexander.deucher@amd.com><br>
</div>
<div id="appendonsend"></div>
<hr style="display:inline-block;width:98%" tabindex="-1">
<div id="divRplyFwdMsg" dir="ltr"><font face="Calibri, sans-serif" style="font-size:11pt" color="#000000"><b>From:</b> amd-gfx <amd-gfx-bounces@lists.freedesktop.org> on behalf of Yuan, Xiaojie <Xiaojie.Yuan@amd.com><br>
<b>Sent:</b> Tuesday, July 16, 2019 11:55 AM<br>
<b>To:</b> amd-gfx@lists.freedesktop.org<br>
<b>Cc:</b> tao1.zhou@amd.com; Xiao, Jack; Yuan, Xiaojie; Zhang, Hawking<br>
<b>Subject:</b> [PATCH] drm/amdgpu/psp11: check if prior to navi10 for sram map</font>
<div> </div>
</div>
<div class="BodyFragment"><font size="2"><span style="font-size:11pt;">
<div class="PlainText">Signed-off-by: Xiaojie Yuan <xiaojie.yuan@amd.com><br>
---<br>
drivers/gpu/drm/amd/amdgpu/psp_v11_0.c | 4 ++--<br>
1 file changed, 2 insertions(+), 2 deletions(-)<br>
<br>
diff --git a/drivers/gpu/drm/amd/amdgpu/psp_v11_0.c b/drivers/gpu/drm/amd/amdgpu/psp_v11_0.c<br>
index 87596c69b235..a8b526dbb6c6 100644<br>
--- a/drivers/gpu/drm/amd/amdgpu/psp_v11_0.c<br>
+++ b/drivers/gpu/drm/amd/amdgpu/psp_v11_0.c<br>
@@ -538,7 +538,7 @@ psp_v11_0_sram_map(struct amdgpu_device *adev,<br>
<br>
case AMDGPU_UCODE_ID_RLC_G:<br>
*sram_offset = 0x2000;<br>
- if (adev->asic_type != CHIP_NAVI10) {<br>
+ if (adev->asic_type < CHIP_NAVI10) {<br>
*sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmRLC_GPM_UCODE_ADDR);<br>
*sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmRLC_GPM_UCODE_DATA);<br>
}<br>
@@ -550,7 +550,7 @@ psp_v11_0_sram_map(struct amdgpu_device *adev,<br>
<br>
case AMDGPU_UCODE_ID_SDMA0:<br>
*sram_offset = 0x0;<br>
- if (adev->asic_type != CHIP_NAVI10) {<br>
+ if (adev->asic_type < CHIP_NAVI10) {<br>
*sram_addr_reg_offset = SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_UCODE_ADDR);<br>
*sram_data_reg_offset = SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_UCODE_DATA);<br>
}<br>
-- <br>
2.20.1<br>
<br>
_______________________________________________<br>
amd-gfx mailing list<br>
amd-gfx@lists.freedesktop.org<br>
<a href="https://lists.freedesktop.org/mailman/listinfo/amd-gfx">https://lists.freedesktop.org/mailman/listinfo/amd-gfx</a></div>
</span></font></div>
</body>
</html>