<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=us-ascii">
<style type="text/css" style="display:none;"> P {margin-top:0;margin-bottom:0;} </style>
</head>
<body dir="ltr">
<p style="font-family:Arial;font-size:10pt;color:#317100;margin:15pt;" align="Left">
[AMD Public Use]<br>
</p>
<br>
<div>
<div style="font-family: Calibri, Arial, Helvetica, sans-serif; font-size: 12pt; color: rgb(0, 0, 0);">
James, please feel free to commit this.</div>
<div style="font-family: Calibri, Arial, Helvetica, sans-serif; font-size: 12pt; color: rgb(0, 0, 0);">
<br>
</div>
<div style="font-family: Calibri, Arial, Helvetica, sans-serif; font-size: 12pt; color: rgb(0, 0, 0);">
Alex<br>
</div>
<div id="appendonsend"></div>
<hr style="display:inline-block;width:98%" tabindex="-1">
<div id="divRplyFwdMsg" dir="ltr"><font face="Calibri, sans-serif" style="font-size:11pt" color="#000000"><b>From:</b> amd-gfx <amd-gfx-bounces@lists.freedesktop.org> on behalf of James Zhu <James.Zhu@amd.com><br>
<b>Sent:</b> Wednesday, June 17, 2020 4:41 PM<br>
<b>To:</b> amd-gfx@lists.freedesktop.org <amd-gfx@lists.freedesktop.org><br>
<b>Cc:</b> Zhu, James <James.Zhu@amd.com>; kernel test robot <lkp@intel.com><br>
<b>Subject:</b> [PATCH] drm/amdgpu: vcn_v2_5_mc_resume_dpg_mode() can be static</font>
<div> </div>
</div>
<div class="BodyFragment"><font size="2"><span style="font-size:11pt;">
<div class="PlainText">From: kernel test robot <lkp@intel.com><br>
<br>
Fixes: c422a628925d ("drm/amdgpu: rename macro for VCN2.0 2.5 and 3.0")<br>
Signed-off-by: kernel test robot <lkp@intel.com><br>
Signed-off-by: James Zhu <James.Zhu@amd.com><br>
---<br>
drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c | 6 +++---<br>
1 file changed, 3 insertions(+), 3 deletions(-)<br>
<br>
diff --git a/drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c b/drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c<br>
index 261afbb504bd..ba1c4fbc19dc 100644<br>
--- a/drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c<br>
+++ b/drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c<br>
@@ -443,7 +443,7 @@ static void vcn_v2_5_mc_resume(struct amdgpu_device *adev)<br>
}<br>
}<br>
<br>
-void vcn_v2_5_mc_resume_dpg_mode(struct amdgpu_device *adev, int inst_idx, bool indirect)<br>
+static void vcn_v2_5_mc_resume_dpg_mode(struct amdgpu_device *adev, int inst_idx, bool indirect)<br>
{<br>
uint32_t size = AMDGPU_GPU_PAGE_ALIGN(adev->vcn.fw->size + 4);<br>
uint32_t offset;<br>
@@ -657,7 +657,7 @@ static void vcn_v2_5_disable_clock_gating(struct amdgpu_device *adev)<br>
}<br>
}<br>
<br>
-void vcn_v2_5_clock_gating_dpg_mode(struct amdgpu_device *adev,<br>
+static void vcn_v2_5_clock_gating_dpg_mode(struct amdgpu_device *adev,<br>
uint8_t sram_sel, int inst_idx, uint8_t indirect)<br>
{<br>
uint32_t reg_data = 0;<br>
@@ -1300,7 +1300,7 @@ static int vcn_v2_5_sriov_start(struct amdgpu_device *adev)<br>
return vcn_v2_5_mmsch_start(adev, &adev->virt.mm_table);<br>
}<br>
<br>
-int vcn_v2_5_stop_dpg_mode(struct amdgpu_device *adev, int inst_idx)<br>
+static int vcn_v2_5_stop_dpg_mode(struct amdgpu_device *adev, int inst_idx)<br>
{<br>
int ret_code = 0;<br>
uint32_t tmp;<br>
-- <br>
2.17.1<br>
<br>
_______________________________________________<br>
amd-gfx mailing list<br>
amd-gfx@lists.freedesktop.org<br>
<a href="https://nam11.safelinks.protection.outlook.com/?url=https%3A%2F%2Flists.freedesktop.org%2Fmailman%2Flistinfo%2Famd-gfx&data=02%7C01%7Calexander.deucher%40amd.com%7Cd1a701be74ff4d1bdea208d812fee91d%7C3dd8961fe4884e608e11a82d994e183d%7C0%7C0%7C637280233359067907&sdata=Fvi%2FAILeziaKyd06ORW0tiscXDQy%2B8vOB6y0tqvmXaI%3D&reserved=0">https://nam11.safelinks.protection.outlook.com/?url=https%3A%2F%2Flists.freedesktop.org%2Fmailman%2Flistinfo%2Famd-gfx&data=02%7C01%7Calexander.deucher%40amd.com%7Cd1a701be74ff4d1bdea208d812fee91d%7C3dd8961fe4884e608e11a82d994e183d%7C0%7C0%7C637280233359067907&sdata=Fvi%2FAILeziaKyd06ORW0tiscXDQy%2B8vOB6y0tqvmXaI%3D&reserved=0</a><br>
</div>
</span></font></div>
</div>
</body>
</html>