<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=gb2312">
</head>
<body>
<p style="font-family:Calibri;font-size:10pt;color:#0000FF;margin:5pt;font-style:normal;font-weight:normal;text-decoration:none;" align="Left">
[AMD Official Use Only - AMD Internal Distribution Only]<br>
</p>
<br>
<div>
<div>
<div dir="ltr">
<div dir="ltr"><span style="text-decoration: none; font-size: 14.666667px; display: inline !important; color: rgb(33, 33, 33);">the series :</span></div>
<div dir="ltr"><span style="text-decoration: none; font-size: 14.666667px; display: inline !important; color: rgb(33, 33, 33);">reviewed-by Ce Sun <</span><span dir="ltr" style="text-decoration: none; font-size: 14.666667px; color: rgb(0, 120, 212);">cesun102@amd.com</span><span style="text-decoration: none; font-size: 14.666667px; display: inline !important; color: rgb(33, 33, 33);">></span><br>
</div>
</div>
</div>
<div id="ms-outlook-mobile-signature">
<div><br>
</div>
获取 <a href="https://aka.ms/o0ukef">Outlook for iOS</a></div>
<hr style="display:inline-block;width:98%" tabindex="-1">
<div id="divRplyFwdMsg" dir="ltr"><font face="Calibri, sans-serif" style="font-size:11pt" color="#000000"><b>发件人:</b> Lazar, Lijo <Lijo.Lazar@amd.com><br>
<b>发送时间:</b> Thursday, July 31, 2025 2:14:07 PM<br>
<b>收件人:</b> amd-gfx@lists.freedesktop.org <amd-gfx@lists.freedesktop.org><br>
<b>抄送:</b> Zhang, Hawking <Hawking.Zhang@amd.com>; Deucher, Alexander <Alexander.Deucher@amd.com>; Sun, Ce(Overlord) <Ce.Sun@amd.com><br>
<b>主题:</b> [PATCH 3/3] drm/amdgpu: Prevent hardware access in dpc state</font>
<div> </div>
</div>
<div class="BodyFragment"><font size="2"><span style="font-size:11pt;">
<div class="PlainText">Don't allow hardware access while in dpc state.<br>
<br>
Signed-off-by: Lijo Lazar <lijo.lazar@amd.com><br>
---<br>
drivers/gpu/drm/amd/amdgpu/amdgpu_device.c | 4 ----<br>
drivers/gpu/drm/amd/amdgpu/amdgpu_reset.h | 1 +<br>
2 files changed, 1 insertion(+), 4 deletions(-)<br>
<br>
diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_device.c b/drivers/gpu/drm/amd/amdgpu/amdgpu_device.c<br>
index 076ad472a95e..cfd72faec16e 100644<br>
--- a/drivers/gpu/drm/amd/amdgpu/amdgpu_device.c<br>
+++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_device.c<br>
@@ -6264,11 +6264,7 @@ static int amdgpu_device_asic_reset(struct amdgpu_device *adev,<br>
<br>
retry: /* Rest of adevs pre asic reset from XGMI hive. */<br>
list_for_each_entry(tmp_adev, device_list, reset_list) {<br>
- if (amdgpu_reset_in_dpc(adev))<br>
- tmp_adev->no_hw_access = true;<br>
r = amdgpu_device_pre_asic_reset(tmp_adev, reset_context);<br>
- if (amdgpu_reset_in_dpc(adev))<br>
- tmp_adev->no_hw_access = false;<br>
/*TODO Should we stop ?*/<br>
if (r) {<br>
dev_err(tmp_adev->dev, "GPU pre asic reset failed with err, %d for drm dev, %s ",<br>
diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_reset.h b/drivers/gpu/drm/amd/amdgpu/amdgpu_reset.h<br>
index 3a806953338f..2f92b3be40f5 100644<br>
--- a/drivers/gpu/drm/amd/amdgpu/amdgpu_reset.h<br>
+++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_reset.h<br>
@@ -164,6 +164,7 @@ static inline void amdgpu_reset_set_dpc_status(struct amdgpu_device *adev,<br>
bool status)<br>
{<br>
adev->pcie_reset_ctx.occurs_dpc = status;<br>
+ adev->no_hw_access = status;<br>
}<br>
<br>
static inline bool amdgpu_reset_in_dpc(struct amdgpu_device *adev)<br>
-- <br>
2.49.0<br>
<br>
</div>
</span></font></div>
</div>
</body>
</html>