Power profiles low and mid are identical on Radeon HD6470M
Alex Deucher
alexdeucher at gmail.com
Tue Oct 11 14:53:58 PDT 2011
On Sat, Oct 8, 2011 at 2:25 PM, Wolfgang Fritz <wolfgang.fritz at gmx.net> wrote:
> Hello,
>
> I have an HP Elitebook 8560p with Radeon HD7470M graphics, running Debian
> sid with kernel 3.0.4.
>
> I noticed that the power profiles low and mid are setting identical clocks
> and voltage, the lowest possible values:
>
> default engine clock: 750000 kHz
> current engine clock: 99990 kHz
> default memory clock: 900000 kHz
> current memory clock: 149970 kHz
> voltage: 900 mV
>
> Looking at the code, this seems to be intentional at least for the mobility
> chips, but the chip provides more modes:
>
> [ 9.361401] [drm] R600: Number of power states = 7
> [ 9.361402] [drm] Is mobility = YES
> [ 9.361403] [drm] ps #0 type 0, modes=3
> [ 9.361404] [drm] 0: mclk=90000, sclk=75000, volt=1100, vddci=0
> [ 9.361406] [drm] 1: mclk=90000, sclk=75000, volt=1100, vddci=0
> [ 9.361407] [drm] 2: mclk=90000, sclk=75000, volt=1100, vddci=0
> [ 9.361409] [drm] ps #1 type 4, modes=3
> [ 9.361410] [drm] 0: mclk=15000, sclk=10000, volt=900, vddci=0
> [ 9.361411] [drm] 1: mclk=90000, sclk=40000, volt=1000, vddci=0
> [ 9.361413] [drm] 2: mclk=90000, sclk=75000, volt=1100, vddci=0
> [ 9.361414] [drm] ps #2 type 0, modes=3
> [ 9.361415] [drm] 0: mclk=90000, sclk=70000, volt=1100, vddci=0
> [ 9.361417] [drm] 1: mclk=90000, sclk=70000, volt=1100, vddci=0
> [ 9.361418] [drm] 2: mclk=90000, sclk=70000, volt=1100, vddci=0
> [ 9.361419] [drm] ps #3 type 2, modes=3
> [ 9.361420] [drm] 0: mclk=15000, sclk=10000, volt=900, vddci=0
> [ 9.361422] [drm] 1: mclk=15000, sclk=10000, volt=900, vddci=0
> [ 9.361423] [drm] 2: mclk=30000, sclk=30000, volt=900, vddci=0
> [ 9.361424] [drm] ps #4 type 2, modes=3
> [ 9.361426] [drm] 0: mclk=65000, sclk=40000, volt=900, vddci=0
> [ 9.361427] [drm] 1: mclk=65000, sclk=40000, volt=900, vddci=0
> [ 9.361428] [drm] 2: mclk=65000, sclk=40000, volt=900, vddci=0
> [ 9.361430] [drm] ps #5 type 2, modes=3
> [ 9.361431] [drm] 0: mclk=30000, sclk=30000, volt=900, vddci=0
> [ 9.361433] [drm] 1: mclk=30000, sclk=30000, volt=900, vddci=0
> [ 9.361434] [drm] 2: mclk=30000, sclk=30000, volt=900, vddci=0
> [ 9.361435] [drm] ps #6 type 0, modes=3
> [ 9.361436] [drm] 0: mclk=65000, sclk=40000, volt=900, vddci=0
> [ 9.361438] [drm] 1: mclk=65000, sclk=40000, volt=900, vddci=0
> [ 9.361439] [drm] 2: mclk=65000, sclk=40000, volt=900, vddci=0
> [ 9.361440] [drm] NOT CHIP_R600
>
> (dmesg output from patched radeon module)
>
> Questions:
> 1. Is this a bug or a feature? (I see that it is not obvious which power
> state to choose)
It's the way it is.
> 2. What do the 3 clock/voltage modes per power state mean?
On r6xx+, each power state defines an operating state (e.g., single
head battery, multi-head battery, single head performance, multi-head
performance, etc.). Within each operating state, there are
high/mid/low clock modes that the define that operating state. So if
you have one head active and are on battery, the driver should switch
between the high/mid/low clock modes defined in that power state based
on the GPU load. If you enable multi-head and are still on battery,
the driver would switch to the multi-head battery state and switch
between the high/mid/low modes in that state.
Alex
>
> Regards,
> Wolfgang
>
>
>
>
> _______________________________________________
> dri-devel mailing list
> dri-devel at lists.freedesktop.org
> http://lists.freedesktop.org/mailman/listinfo/dri-devel
>
More information about the dri-devel
mailing list