PCI resources above 4GB
steve at snewbury.org.uk
Sat Apr 14 11:42:27 PDT 2012
-----BEGIN PGP SIGNED MESSAGE-----
On 14/04/12 19:05, Steven Newbury wrote:
> On 14/04/12 18:37, Steven Newbury wrote:
>> On 12/04/12 17:40, Steven Newbury wrote:
>>> On Thu, 12 Apr 2012, 17:07:33 BST, Yinghai Lu
>>> <yinghai at kernel.org> wrote:
>>>> On Thu, Apr 12, 2012 at 4:22 AM, Steven Newbury
>>>> <steve at snewbury.org.uk> wrote:
>>>>> Thanks, that fixed it! :) I had a similar patch I've been
>>>>> working on but I had my fix in the wrong place!
>>>>> In the working case, initially the BIOS has set GMA to
>>>>> within the low system DRAM 0xC0000000 obviously invalid.
>>>>> This conflict is detected and it's relallocated to
>>>>> I've attempted to modify probe.c to disable 64-bit BARs not
>>>>> allocated above 4G so they get reallocated above when
>>>>> possible later. It seemed to work, but again broke GMA
>>>>> despite the BAR originally containing an invalid address
>>>>> as mentioned above, it seems for some reason something is
>>>>> different when the conflict is detected and rellocated,
>>>>> compared to disabling it early then allocating a valid
>> I've created a new quirk utilising an extra PCI resource flag to
>> force reallocation of the resource. It's the first approach
>> I've had any success at. It does work. Only "Intel Page Flush"
>> now gets allocated @0xe0000000!
> Hopefully this should fix "Intel Flush Page"
Need to export pci_bus_alloc_resource_fit for intel-gtt.
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v2.0.19 (GNU/Linux)
Comment: Using GnuPG with Mozilla - http://enigmail.mozdev.org/
-----END PGP SIGNATURE-----
-------------- next part --------------
A non-text attachment was scrubbed...
Size: 639 bytes
Desc: not available
More information about the dri-devel