[PATCH libdrm] radeon: Add new R600 PCI ids for surface manager

Alex Deucher alexdeucher at gmail.com
Thu May 10 10:08:37 PDT 2012


On Thu, May 10, 2012 at 11:56 AM, Anisse Astier <anisse at astier.eu> wrote:
> This is the same list of PCI ids added by Alex Deucher in xf86-video-ati commit
> aacbd629b02cbee3f9e6a0ee452b4e3f21376bd3.
>
> This is needed since the addition of the surface allocator helper in
> commit c51f7f0e460dcadb9f1a56ecf1615810877c33c8 ; it needs to differentiate
> pre and post-R600 GPUs.
> Therefore we should maintain another PCI id list.
>
> Fixes: https://bugs.freedesktop.org/show_bug.cgi?id=48138
> Signed-off-by: Anisse Astier <anisse at astier.eu>

Pushed.  thanks!

Alex

> ---
>  radeon/r600_pci_ids.h |   10 ++++++++++
>  1 files changed, 10 insertions(+), 0 deletions(-)
>
> diff --git a/radeon/r600_pci_ids.h b/radeon/r600_pci_ids.h
> index 8fbd749..360c73d 100644
> --- a/radeon/r600_pci_ids.h
> +++ b/radeon/r600_pci_ids.h
> @@ -152,6 +152,7 @@ CHIPSET(0x68F1, CEDAR_68F1, CEDAR)
>  CHIPSET(0x68F2, CEDAR_68F2, CEDAR)
>  CHIPSET(0x68F8, CEDAR_68F8, CEDAR)
>  CHIPSET(0x68F9, CEDAR_68F9, CEDAR)
> +CHIPSET(0x68FA, CEDAR_68FA, CEDAR)
>  CHIPSET(0x68FE, CEDAR_68FE, CEDAR)
>
>  CHIPSET(0x68C0, REDWOOD_68C0, REDWOOD)
> @@ -192,6 +193,8 @@ CHIPSET(0x9804, PALM_9804, PALM)
>  CHIPSET(0x9805, PALM_9805, PALM)
>  CHIPSET(0x9806, PALM_9806, PALM)
>  CHIPSET(0x9807, PALM_9807, PALM)
> +CHIPSET(0x9808, PALM_9808, PALM)
> +CHIPSET(0x9809, PALM_9809, PALM)
>
>  CHIPSET(0x9640, SUMO_9640,  SUMO)
>  CHIPSET(0x9641, SUMO_9641,  SUMO)
> @@ -202,6 +205,8 @@ CHIPSET(0x9645, SUMO2_9645, SUMO2)
>  CHIPSET(0x9647, SUMO_9647,  SUMO)
>  CHIPSET(0x9648, SUMO_9648,  SUMO)
>  CHIPSET(0x964a, SUMO_964A,  SUMO)
> +CHIPSET(0x964b, SUMO_964B,  SUMO)
> +CHIPSET(0x964c, SUMO_964C,  SUMO)
>  CHIPSET(0x964e, SUMO_964E,  SUMO)
>  CHIPSET(0x964f, SUMO_964F,  SUMO)
>
> @@ -245,8 +250,11 @@ CHIPSET(0x6747, TURKS_6747, TURKS)
>  CHIPSET(0x6748, TURKS_6748, TURKS)
>  CHIPSET(0x6749, TURKS_6749, TURKS)
>  CHIPSET(0x6750, TURKS_6750, TURKS)
> +CHIPSET(0x6751, TURKS_6751, TURKS)
>  CHIPSET(0x6758, TURKS_6758, TURKS)
>  CHIPSET(0x6759, TURKS_6759, TURKS)
> +CHIPSET(0x675B, TURKS_675B, TURKS)
> +CHIPSET(0x675D, TURKS_675D, TURKS)
>  CHIPSET(0x675F, TURKS_675F, TURKS)
>  CHIPSET(0x6840, TURKS_6840, TURKS)
>  CHIPSET(0x6841, TURKS_6841, TURKS)
> @@ -267,8 +275,10 @@ CHIPSET(0x6766, CAICOS_6766, CAICOS)
>  CHIPSET(0x6767, CAICOS_6767, CAICOS)
>  CHIPSET(0x6768, CAICOS_6768, CAICOS)
>  CHIPSET(0x6770, CAICOS_6770, CAICOS)
> +CHIPSET(0x6772, CAICOS_6772, CAICOS)
>  CHIPSET(0x6778, CAICOS_6778, CAICOS)
>  CHIPSET(0x6779, CAICOS_6779, CAICOS)
> +CHIPSET(0x677B, CAICOS_677B, CAICOS)
>
>  CHIPSET(0x9900, ARUBA_9900, ARUBA)
>  CHIPSET(0x9901, ARUBA_9901, ARUBA)
> --
> 1.7.9
>


More information about the dri-devel mailing list