[PATCH 1/3] ARM: dts: smdk5250: Add hdmi phy settings
Shirish S
s.shirish at samsung.com
Mon Oct 28 07:24:20 CET 2013
This patch moves the hdmi phy setting to smdk5250
dts,as its more of a per board configuration and
also shall be easier for supporting future chipsets.
Signed-off-by: Shirish S <s.shirish at samsung.com>
---
arch/arm/boot/dts/exynos5250-smdk5250.dts | 68 +++++++++++++++++++++++++++++
1 file changed, 68 insertions(+)
diff --git a/arch/arm/boot/dts/exynos5250-smdk5250.dts b/arch/arm/boot/dts/exynos5250-smdk5250.dts
index 49f18c2..d6d0801 100644
--- a/arch/arm/boot/dts/exynos5250-smdk5250.dts
+++ b/arch/arm/boot/dts/exynos5250-smdk5250.dts
@@ -220,6 +220,74 @@
hdmi {
hpd-gpio = <&gpx3 7 0>;
+ hdmiphy-confs {
+ nr-confs = <13>;
+ conf0: conf0 {
+ clock-frequency = <25200000>;
+ conf-de-emphasis-level = /bits/ 8 <0x26>;
+ conf-clock-level = /bits/ 8 < 0x66>;
+ };
+ conf1: conf1 {
+ clock-frequency = <27000000>;
+ conf-de-emphasis-level = /bits/ 8 <0x26>;
+ conf-clock-level = /bits/ 8 < 0x66>;
+ };
+ conf2: conf2 {
+ clock-frequency = <27027000>;
+ conf-de-emphasis-level = /bits/ 8 <0x26>;
+ conf-clock-level = /bits/ 8 < 0x66>;
+ };
+ conf3: conf3 {
+ clock-frequency = <36000000>;
+ conf-de-emphasis-level = /bits/ 8 <0x26>;
+ conf-clock-level = /bits/ 8 < 0x66>;
+ };
+ conf4: conf4 {
+ clock-frequency = <40000000>;
+ conf-de-emphasis-level = /bits/ 8 <0x26>;
+ conf-clock-level = /bits/ 8 < 0x66>;
+ };
+ conf5: conf5 {
+ clock-frequency = <65000000>;
+ conf-de-emphasis-level = /bits/ 8 <0x26>;
+ conf-clock-level = /bits/ 8 < 0x66>;
+ };
+ conf6: conf6 {
+ clock-frequency = <74176000>;
+ conf-de-emphasis-level = /bits/ 8 <0x26>;
+ conf-clock-level = /bits/ 8 < 0x66>;
+ };
+ conf7: conf7 {
+ clock-frequency = <74250000>;
+ conf-de-emphasis-level = /bits/ 8 <0x26>;
+ conf-clock-level = /bits/ 8 < 0x66>;
+ };
+ conf8: conf8 {
+ clock-frequency = <83500000>;
+ conf-de-emphasis-level = /bits/ 8 <0x26>;
+ conf-clock-level = /bits/ 8 < 0x66>;
+ };
+ conf9: conf9 {
+ clock-frequency = <106500000>;
+ conf-de-emphasis-level = /bits/ 8 <0x26>;
+ conf-clock-level = /bits/ 8 < 0x66>;
+ };
+ conf10: conf10 {
+ clock-frequency = <108000000>;
+ conf-de-emphasis-level = /bits/ 8 <0x26>;
+ conf-clock-level = /bits/ 8 < 0x66>;
+ };
+ conf11: conf11 {
+ clock-frequency = <146250000>;
+ conf-de-emphasis-level = /bits/ 8 <0x26>;
+ conf-clock-level = /bits/ 8 < 0x66>;
+ };
+ conf12: conf12 {
+ clock-frequency = <148500000>;
+ conf-de-emphasis-level = /bits/ 8 <0x26>;
+ conf-clock-level = /bits/ 8 < 0x66>;
+ };
+ };
};
codec at 11000000 {
--
1.7.9.5
More information about the dri-devel
mailing list