[Bug 71141] [drm:radeon_uvd_send_upll_ctlreq] *ERROR* Timeout setting UVD clocks

bugzilla-daemon at bugzilla.kernel.org bugzilla-daemon at bugzilla.kernel.org
Tue Feb 25 08:08:10 PST 2014


https://bugzilla.kernel.org/show_bug.cgi?id=71141

Christian König <deathsimple at vodafone.de> changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
                 CC|                            |deathsimple at vodafone.de

--- Comment #3 from Christian König <deathsimple at vodafone.de> ---
The strange thing is that the first clock setting works correctly (for booting
up the VCPU), but then we try it a second time (for the IB test) and that
fails.

No idea what's going wrong here, but the divider numbers look ok.

Does UVD works on Windows? Might be a hardware problem as well.

-- 
You are receiving this mail because:
You are watching the assignee of the bug.


More information about the dri-devel mailing list