[PATCH 0/5] radeon: Write-combined CPU mappings of BOs in GTT

Marek Olšák maraeo at gmail.com
Thu Jul 17 05:25:17 PDT 2014


On Thu, Jul 17, 2014 at 12:01 PM, Michel Dänzer <michel at daenzer.net> wrote:
> Mesa patches:
>
> [PATCH 1/5] winsys/radeon: Use separate caching buffer managers for
> [PATCH 2/5] r600g/radeonsi: Use write-combined CPU mappings of some
> [PATCH 3/5] r600g/radeonsi: Prefer VRAM for CPU -> GPU streaming

For these 3 patches:

Reviewed-by: Marek Olšák <marek.olsak at amd.com>

Marek


More information about the dri-devel mailing list