[RFC PATCH 3/3] ARM: dts: exynos5420: add async-bridge clock to disp1 power domain

Andrzej Hajda a.hajda at samsung.com
Thu Feb 5 04:35:39 PST 2015


disp1 power domain requires operational async-bridge associated with HDMI,
ie its clock should be enabled during power on/off.

This patch fixes broken Odroid XU3 HDMI support.

Signed-off-by: Andrzej Hajda <a.hajda at samsung.com>
---
 arch/arm/boot/dts/exynos5420.dtsi | 6 ++++--
 1 file changed, 4 insertions(+), 2 deletions(-)

diff --git a/arch/arm/boot/dts/exynos5420.dtsi b/arch/arm/boot/dts/exynos5420.dtsi
index b8f1c9f..13191fe 100644
--- a/arch/arm/boot/dts/exynos5420.dtsi
+++ b/arch/arm/boot/dts/exynos5420.dtsi
@@ -285,9 +285,11 @@
 			 <&clock CLK_MOUT_SW_ACLK300>,
 			 <&clock CLK_MOUT_USER_ACLK300_DISP1>,
 			 <&clock CLK_MOUT_SW_ACLK400>,
-			 <&clock CLK_MOUT_USER_ACLK400_DISP1>;
+			 <&clock CLK_MOUT_USER_ACLK400_DISP1>,
+			 <&clock CLK_HDMI>;
 		clock-names = "oscclk", "pclk0", "clk0",
-			      "pclk1", "clk1", "pclk2", "clk2";
+			      "pclk1", "clk1", "pclk2", "clk2",
+			      "asb0";
 	};
 
 	pinctrl_0: pinctrl at 13400000 {
-- 
1.9.1



More information about the dri-devel mailing list