[RFC PATCH 12/13] arm64: tegra: Add sor-safe clock to DPAUX binding
Thierry Reding
thierry.reding at gmail.com
Mon Jun 20 16:38:42 UTC 2016
On Mon, Jun 20, 2016 at 10:23:38AM +0100, Jon Hunter wrote:
>
> On 17/06/16 17:47, Thierry Reding wrote:
> > * PGP Signed by an unknown key
> >
> > On Fri, Jun 17, 2016 at 01:03:46PM +0100, Jon Hunter wrote:
> >> Populate the 'sor-safe' clock for DPAUX devices on Tegra210 that require
> >> this clock for operation. Update the compatability string for the DPAUX
> >> instance at address 0x545c0000 to be "nvidia,tegra210-dpaux" to ensure
> >> that the 'sor-safe' clock is enabled for this device.
> >
> > Does the second DPAUX need this, too? I have a vague recollection that
> > they were both slightly different.
>
> I have assumed so, but I am checking with the h/w folks on this. Right
> now the TRM only describes the procedure for configuring the DPAUX pads
> for i2c6. I am also asking about sharing the DPAUX1 pads with i2c4.
Yes, last time I looked it wasn't documented anywhere with which I2C
controller the other DPAUX shared its pads.
It'd be good to get all of that documented in the TRM.
Thierry
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 819 bytes
Desc: not available
URL: <https://lists.freedesktop.org/archives/dri-devel/attachments/20160620/77b38ced/attachment.sig>
More information about the dri-devel
mailing list