[PATCH 08/20] drm: set output colorspace in AVI infoframe

Sharma, Shashank shashank.sharma at intel.com
Thu Jul 13 13:15:13 UTC 2017


On 7/13/2017 6:33 PM, Ville Syrjälä wrote:

> If the mode requires pixel repeat to meet the minimum clock requirement,
> then we can't just not do pixel repeat. That would violate the spec in
> other ways, and IIRC we couldn't even generate a low enough clock for
> it.
The YCBCR420 modes I am seeing on several EDIDs, are 4K modes, and they 
typically need a clock of
594/2 = 297Mhz, is that too low ?
- Shashank


More information about the dri-devel mailing list