[Freedreno] [PATCH 2/4] drm/msm: Add new PM4 type7 opcodes

Jordan Crouse jcrouse at codeaurora.org
Tue Apr 3 21:19:20 UTC 2018


On Mon, Feb 26, 2018 at 01:08:21PM +0530, Sharat Masetty wrote:
> This patch adds the following two opcodes:
> 
> CP_SET_MARKER opcode is a way to tell CP the current mode of GPU
> operation(useful if preemption is in use).
> 
> CP_SET_PSEUDO_REG opcode will instruct CP to set a bunch of internal
> CP registers, again useful for the preemption save/restore sequence.
> 
Reviewed-by: Jordan Crouse <jcrouse at codeaurora.org>

> Signed-off-by: Sharat Masetty <smasetty at codeaurora.org>
> ---
>  drivers/gpu/drm/msm/adreno/adreno_pm4.xml.h | 2 ++
>  1 file changed, 2 insertions(+)
> 
> diff --git a/drivers/gpu/drm/msm/adreno/adreno_pm4.xml.h b/drivers/gpu/drm/msm/adreno/adreno_pm4.xml.h
> index fb605a3..f0fd80e 100644
> --- a/drivers/gpu/drm/msm/adreno/adreno_pm4.xml.h
> +++ b/drivers/gpu/drm/msm/adreno/adreno_pm4.xml.h
> @@ -202,6 +202,8 @@ enum adreno_pm4_type3_packets {
>  	CP_EXEC_CS = 51,
>  	CP_PERFCOUNTER_ACTION = 80,
>  	CP_SMMU_TABLE_UPDATE = 83,
> +	CP_SET_MARKER = 101,
> +	CP_SET_PSEUDO_REG = 86,
>  	CP_CONTEXT_REG_BUNCH = 92,
>  	CP_YIELD_ENABLE = 28,
>  	CP_SKIP_IB2_ENABLE_GLOBAL = 29,
> -- 
> 1.9.1
> 
> _______________________________________________
> Freedreno mailing list
> Freedreno at lists.freedesktop.org
> https://lists.freedesktop.org/mailman/listinfo/freedreno

-- 
The Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
a Linux Foundation Collaborative Project


More information about the dri-devel mailing list