[PATCH v2 01/27] clk: sunxi-ng: r40: Add minimal rate for video PLLs

Chen-Yu Tsai wens at csie.org
Wed Jun 13 03:18:45 UTC 2018


On Wed, Jun 13, 2018 at 4:00 AM, Jernej Skrabec <jernej.skrabec at siol.net> wrote:
> According to documentation and experience with other similar SoCs, video
> PLLs don't work stable if their output frequency is set below 192 MHz.
>
> Because of that, set minimal rate to both R40 video PLLs to 192 MHz.
>
> Signed-off-by: Jernej Skrabec <jernej.skrabec at siol.net>

Reviewed-by: Chen-Yu Tsai <wens at csie.org>


More information about the dri-devel mailing list