[PATCH v3 17/24] drm/sun4i: Don't change clock bits in DW HDMI PHY driver

Chen-Yu Tsai wens at csie.org
Thu Jun 28 02:24:02 UTC 2018


On Mon, Jun 25, 2018 at 8:02 PM, Jernej Skrabec <jernej.skrabec at siol.net> wrote:
> DW HDMI PHY driver and PHY clock driver share same registers. Make sure
> that DW HDMI PHY setup code doesn't change any clock related bits.
> During initialization, set PHY PLL parent bit to 0.
>
> Signed-off-by: Jernej Skrabec <jernej.skrabec at siol.net>

Reviewed-by: Chen-Yu Tsai <wens at csie.org>

and maybe a fixes tag?


More information about the dri-devel mailing list