[Bug 107912] Please add support for PIPE_CAP_TGSI_MUL_ZERO_WINS to radeonsi

[bugzilla-daemon at freedesktop.org]

https://bugs.freedesktop.org/show_bug.cgi?id=107912

            Bug ID: 107912
           Summary: Please add support for PIPE_CAP_TGSI_MUL_ZERO_WINS to
                    radeonsi
           Product: Mesa
           Version: git
          Hardware: Other
                OS: All
            Status: NEW
          Severity: enhancement
          Priority: medium
         Component: Drivers/Gallium/radeonsi
          Assignee: dri-devel at lists.freedesktop.org
          Reporter: davyaxel0 at gmail.com
        QA Contact: dri-devel at lists.freedesktop.org

PIPE_CAP_TGSI_MUL_ZERO_WINS is a cap currently supported by nv50, nvc0 and
r600, which means that TGSI_PROPERTY_MUL_ZERO_WINS is supported.

When enabled, the affected shaders have the behaviour 0*anything = 0 (including
inside a mad). It is used by gallium nine when available.

All GCN cards support special legacy instructions to handle the behaviour.

Since opengl compat used to be a thing "we will never support because lack of
time" and is now implemented, I thought maybe this MUL_ZERO_WINS may get added
to the new radeonsi TODO list.

-- 
You are receiving this mail because:
You are the assignee for the bug.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <https://lists.freedesktop.org/archives/dri-devel/attachments/20180912/07a61c93/attachment-0001.html>