[Bug 110674] Crashes / Resets From AMDGPU / Radeon VII

bugzilla-daemon at freedesktop.org bugzilla-daemon at freedesktop.org
Fri Aug 16 22:14:48 UTC 2019


--- Comment #109 from Tom B <tom at r.je> ---
Created attachment 145080
  --> https://bugs.freedesktop.org/attachment.cgi?id=145080&action=edit
dmesg with amdgpu.dpm=2

> Tom B., did you try booting with amdgpu.dpm=1 or amdgpu.dpm=2 (default is generally -1 for automatic)? Seems like one of those might enable the new experimental SW SMU v11 feature on Vega20 . . .

Now that is interesting.dpm=-1 is the same as default, and default is 1,
enabled so dpm=1 is what we've been using all along. But dpm=2 and the patch
you linked to are interesting.

I tried it, it didn't help the crashing issue and I was stuck at 30w. As soon
as I started sddm the system froze. I've attached my dmesg from amdgpu.dpm=2
boot. It doesn't fix the issue but it does help answer a few questions I had:

1. The functions in vega20_ppt.c are used with this new patch so that answers
my question from earlier, that's what this file is for and why it contains
similar/identical functions.

2. It explains the difference I found in comment 97: This commit
has the new else block for smu_display_configuration_change which we now know
is the software version of this function.

More importantly, though, knowing that enabling DPM causes the crash, this
tells us either:

A) The bug is present in both versions of the vega20 code: vega20_hwmgr.c and
vega20_ppt.c or..

B) The card reaches an invalid state before DPM is initialised and the card is
fine until it receives a DPM change.

Given that two different versions of the code produce the same result, my hunch
is that the problem is B. The card is not in a state where it's able to receive
power changes.

You are receiving this mail because:
You are the assignee for the bug.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <https://lists.freedesktop.org/archives/dri-devel/attachments/20190816/b27dbdee/attachment-0001.html>

More information about the dri-devel mailing list