[PATCH 4/4] drm/bridge: sii902x: pixel clock unit is 10kHz instead of 1kHz
Andrzej Hajda
a.hajda at samsung.com
Mon Feb 25 13:01:55 UTC 2019
On 25.02.2019 12:23, Jyri Sarha wrote:
> The pixel clock unit in the first two registers (0x00 and 0x01) of
> sii9022 is 10kHz, not 1kHz as in struct drm_display_mode. Division by
> 10 fixes the issue.
>
> Signed-off-by: Jyri Sarha <jsarha at ti.com>
Reviewed-by: Andrzej Hajda <a.hajda at samsung.com>
--
Regards
Andrzej
> ---
> drivers/gpu/drm/bridge/sii902x.c | 5 +++--
> 1 file changed, 3 insertions(+), 2 deletions(-)
>
> diff --git a/drivers/gpu/drm/bridge/sii902x.c b/drivers/gpu/drm/bridge/sii902x.c
> index f296a33c57c7..9cf0dbb6c764 100644
> --- a/drivers/gpu/drm/bridge/sii902x.c
> +++ b/drivers/gpu/drm/bridge/sii902x.c
> @@ -358,10 +358,11 @@ static void sii902x_bridge_mode_set(struct drm_bridge *bridge,
> struct regmap *regmap = sii902x->regmap;
> u8 buf[HDMI_INFOFRAME_SIZE(AVI)];
> struct hdmi_avi_infoframe frame;
> + u16 pixel_clock_10kHz = adj->clock / 10;
> int ret;
>
> - buf[0] = adj->clock;
> - buf[1] = adj->clock >> 8;
> + buf[0] = pixel_clock_10kHz & 0xFF;
> + buf[1] = pixel_clock_10kHz >> 8;
> buf[2] = adj->vrefresh;
> buf[3] = 0x00;
> buf[4] = adj->hdisplay;
More information about the dri-devel
mailing list