[RFC PATCH V2 1/2] dt-bindings: display: xlnx: dsi: This add a DT binding for Xilinx DSI TX subsystem.

[Venkateshwar Rao Gannavarapu]

The Xilinx MIPI DSI (Display Serial Interface) Transmitter subsystem
implements the Mobile Industry Processor Interface (MIPI) based display
interface. It supports the interface with programmable logic (FPGA).

Signed-off-by: Venkateshwar Rao Gannavarapu <venkateshwar.rao.gannavarapu at xilinx.com>
---
 .../devicetree/bindings/display/xlnx/xlnx,dsi.yaml | 147 +++++++++++++++++++++
 1 file changed, 147 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/display/xlnx/xlnx,dsi.yaml

diff --git a/Documentation/devicetree/bindings/display/xlnx/xlnx,dsi.yaml b/Documentation/devicetree/bindings/display/xlnx/xlnx,dsi.yaml
new file mode 100644
index 0000000..73da0d8
--- /dev/null
+++ b/Documentation/devicetree/bindings/display/xlnx/xlnx,dsi.yaml
@@ -0,0 +1,147 @@
+# SPDX-License-Identifier: GPL-2.0
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/xlnx/xlnx,dsi.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Xilinx Programmable DSI-TX Subsystem
+
+description: |
+  The programmable MIPI DSI controller of Xilinx implements display pipeline
+  based on DSI v1.3 specification. The subsystem includes multiple functional
+  blocks as below
+
+  +---------------+                +-----------------------------------------------+
+  |               |                |                      +------------------+     |
+  |               |                |         v----------->+AXI CROSBAR       |XXX  |
+  |FRAME BUFFER   | AXI STREAM     |         |            |                  X   X |
+  |(DMA)          |       +------->+    +------------+    +------------------+  XX |
+  |               +<------+        |    |MIPI        |                          X  |
+  |               |                |    |DSI-TX      |                          X  |
+  |               |                |    |Controller  |             +------------+  |
+  |               |                |    |            +------------->D-PHY       |  |
+  +---------------+                |    |            |             |            |  |
+                  S_AXIS_ACLK      |    +-------------<------------+            |  |
+                 +---------------->+                               |            |  |
+                                   |                               |            |  |
+                  DPHY_CLK_200M    |                               |            |  |
+                 +---------------->+                               |            |  |
+                 +                 |                               +------------+  |
+                                   |                                               |
+                                   | MIPI DSI TX SUBSYSTEM                         |
+                                   +-----------------------------------------------+
+
+  The DSI TX controller consists of multiple layers such as lane management layer,
+  low-level protocol and pixel-to-byte conversion. The DSI TX controller core
+  receives stream of image data through an input stream interface. The subsystem
+  driver supports upto 4 lane support and generates PPI trasfers towards DPHY
+  with continuous clock. It supports Burst, non-burst modes and command modes.
+
+maintainers:
+  - Venkateshwar Rao Gannavarapu <venkateshwar.rao.gannavarapu at xilinx.com>
+
+properties:
+  compatible:
+    const: xlnx,dsi-1.0
+
+  reg:
+    maxItems: 1
+
+  clocks:
+    description: List of clock specifiers
+    items:
+      - description: AXI Lite clock
+      - description: Video DPHY clock
+
+  clock-names:
+    items:
+      - const: s_axis_aclk
+      - const: dphy_clk_200M
+
+  xlnx,dsi-num-lanes:
+    description: Maximum number of lanes that IP configured with.
+           possible values are 1, 2, 4.
+
+    allOf:
+      - $ref: /schemas/types.yaml#/definitions/uint32
+      - enum: [1, 2, 4]
+
+  xlnx,dsi-data-type:
+    description: MIPI DSI pixel format.
+           possible values are 0, 1, 2, 3.
+
+    allOf:
+      - $ref: /schemas/types.yaml#/definitions/uint32
+      - enum: [0, 1, 2, 3]
+
+  xlnx,dsi-cmd-mode:
+    description: denotes command mode support
+
+    allOf:
+      - $ref: /schemas/types.yaml#/definitions/uint32
+      - enum: [0, 1]
+
+  ports:
+    type: object
+
+    properties:
+      port at 0:
+        type: object
+        description: |
+          output / source port node, endpoint describing modules
+          connected the DSI TX subsystem
+
+        properties:
+          reg:
+            const: 0
+
+          endpoint:
+            type: object
+
+            properties:
+
+              remote-endpoint: true
+
+            required:
+              - remote-endpoint
+
+            additionalProperties: false
+
+        additionalProperties: false
+
+required:
+  - compatible
+  - reg
+  - clocks
+  - clock-names
+  - xlnx,dsi-num-lanes
+  - xlnx,dsi-data-type
+  - xlnx,dsi-cmd-mode
+  - ports
+
+additionalProperties: false
+
+examples:
+ -  |
+    mipi_dsi_tx_subsystem at 80000000 {
+      compatible = "xlnx,dsi-1.0";
+      reg = <0x0 0x80000000 0x0 0x10000>;
+      clocks = <&misc_clk_0>, <&misc_clk_1>;
+      clock-names = "s_axis_aclk", "dphy_clk_200M";
+      xlnx,dsi-num-lanes = <4>;
+      xlnx,dsi-data-type = <1>;
+      xlnx,dsi-cmd-mode = <0>;
+      ports {
+          #address-cells = <1>;
+          #size-cells = <0>;
+
+          port at 0 {
+              reg = <0x0>;
+              dsi_tx_out: endpoint {
+                   remote-endpoint = <&panel_in>;
+              };
+          };
+      };
+    };
+
+...
--
1.8.3.1

This email and any attachments are intended for the sole use of the named recipient(s) and contain(s) confidential information that may be proprietary, privileged or copyrighted under applicable law. If you are not the intended recipient, do not read, copy, or forward this email message or any attachments. Delete this email message and any attachments immediately.