[PATCH] drm/msm/a6xx: fix crashdec section name typo
Jordan Crouse
jcrouse at codeaurora.org
Tue Aug 11 16:06:11 UTC 2020
On Sat, Aug 08, 2020 at 10:29:11AM -0700, Rob Clark wrote:
> From: Rob Clark <robdclark at chromium.org>
>
> Backport note: maybe wait some time for the crashdec MR[1] to look for
> both the old typo'd name and the corrected name to land in mesa 20.2
>
> [1] https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/6242
Reviewed-by: Jordan Crouse <jcrouse at codeaurora.org>
> Fixes: 1707add81551 ("drm/msm/a6xx: Add a6xx gpu state")
> Signed-off-by: Rob Clark <robdclark at chromium.org>
> ---
> drivers/gpu/drm/msm/adreno/a6xx_gpu_state.h | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/drivers/gpu/drm/msm/adreno/a6xx_gpu_state.h b/drivers/gpu/drm/msm/adreno/a6xx_gpu_state.h
> index 846fd5b54c23..2fb58b7098e4 100644
> --- a/drivers/gpu/drm/msm/adreno/a6xx_gpu_state.h
> +++ b/drivers/gpu/drm/msm/adreno/a6xx_gpu_state.h
> @@ -372,7 +372,7 @@ static const struct a6xx_indexed_registers {
> u32 data;
> u32 count;
> } a6xx_indexed_reglist[] = {
> - { "CP_SEQ_STAT", REG_A6XX_CP_SQE_STAT_ADDR,
> + { "CP_SQE_STAT", REG_A6XX_CP_SQE_STAT_ADDR,
> REG_A6XX_CP_SQE_STAT_DATA, 0x33 },
> { "CP_DRAW_STATE", REG_A6XX_CP_DRAW_STATE_ADDR,
> REG_A6XX_CP_DRAW_STATE_DATA, 0x100 },
> --
> 2.26.2
>
--
The Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
a Linux Foundation Collaborative Project
More information about the dri-devel
mailing list