[Freedreno] [v1] drm/msm/dsi/pll: call vco set rate explicitly

Jeffrey Hugo jeffrey.l.hugo at gmail.com
Thu Feb 6 14:59:52 UTC 2020


On Thu, Feb 6, 2020 at 2:13 AM Harigovindan P <harigovi at codeaurora.org> wrote:
>
> For a given byte clock, if VCO recalc value is exactly same as
> vco set rate value, vco_set_rate does not get called assuming
> VCO is already set to required value. But Due to GDSC toggle,
> VCO values are erased in the HW. To make sure VCO is programmed
> correctly, we forcefully call set_rate from vco_prepare.

Is this specific to certain SoCs? I don't think I've observed this.


More information about the dri-devel mailing list