[PATCH v2 1/2] drm/bridge: ti-sn65dsi86: Implement lane reordering + polarity
dianders at chromium.org
Mon May 18 18:22:22 UTC 2020
On Fri, May 15, 2020 at 2:43 PM Rob Clark <robdclark at gmail.com> wrote:
> On Wed, May 6, 2020 at 2:03 PM Douglas Anderson <dianders at chromium.org> wrote:
> > The ti-sn65dsi86 MIPI DSI to eDP bridge chip supports arbitrary
> > remapping of eDP lanes and also polarity inversion. Both of these
> > features have been described in the device tree bindings for the
> > device since the beginning but were never implemented in the driver.
> > Implement both of them.
> > Part of this change also allows you to (via the same device tree
> > bindings) specify to use fewer than the max number of DP lanes that
> > the panel reports. This could be useful if your display supports more
> > lanes but only a few are hooked up on your board.
> > Signed-off-by: Douglas Anderson <dianders at chromium.org>
> > Reviewed-by: Stephen Boyd <swboyd at chromium.org>
> Reviewed-by: Rob Clark <robdclark at gmail.com>
I guess get_maintainer is somehow not tagging you and I haven't got it
through my thick skull to CC you each time. If you're willing, I
think this patch is ready too. Happy to re-post it with you in the To
list if it helps.
More information about the dri-devel