[PATCH v11 2/7] dt-bindings: display: Intel KeemBay MSSCAM
Anitha Chrisanthus
anitha.chrisanthus at intel.com
Tue Nov 3 19:34:28 UTC 2020
This patch add bindings for Intel KeemBay MSSCAM syscon
Signed-off-by: Anitha Chrisanthus <anitha.chrisanthus at intel.com>
Cc: Sam Ravnborg <sam at ravnborg.org>
Cc: Neil Armstrong <narmstrong at baylibre.com>
Cc: Rob Herring <robh at kernel.org>
---
.../bindings/display/intel,keembay-msscam.yaml | 36 ++++++++++++++++++++++
1 file changed, 36 insertions(+)
create mode 100644 Documentation/devicetree/bindings/display/intel,keembay-msscam.yaml
diff --git a/Documentation/devicetree/bindings/display/intel,keembay-msscam.yaml b/Documentation/devicetree/bindings/display/intel,keembay-msscam.yaml
new file mode 100644
index 0000000..10ed8d5
--- /dev/null
+++ b/Documentation/devicetree/bindings/display/intel,keembay-msscam.yaml
@@ -0,0 +1,36 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/intel,keembay-msscam.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Devicetree bindings for Intel Keem Bay MSSCAM
+
+maintainers:
+ - Anitha Chrisanthus <anitha.chrisanthus at intel.com>
+ - Edmond J Dea <edmund.j.dea at intel.com>
+
+properties:
+ compatible:
+ const: intel,keembay-msscam, syscon
+
+ reg:
+ maxItems: 1
+
+ reg-io-width:
+ const: 4
+
+required:
+ - compatible
+ - reg
+ - reg-io-width
+
+additionalProperties: false
+
+examples:
+ - |
+ msscam:msscam at 20910000 {
+ compatible = "intel,keembay-msscam", "syscon";
+ reg = <0x20910000 0x30>;
+ reg-io-width = <4>;
+ };
--
2.7.4
More information about the dri-devel
mailing list