[PATCH v1 00/30] Introduce core voltage scaling for NVIDIA Tegra20/30 SoCs
Viresh Kumar
viresh.kumar at linaro.org
Thu Nov 5 10:06:03 UTC 2020
On 05-11-20, 10:45, Ulf Hansson wrote:
> + Viresh
Thanks Ulf. I found a bug in OPP core because you cc'd me here :)
> On Thu, 5 Nov 2020 at 00:44, Dmitry Osipenko <digetx at gmail.com> wrote:
> I need some more time to review this, but just a quick check found a
> few potential issues...
>
> The "core-supply", that you specify as a regulator for each
> controller's device node, is not the way we describe power domains.
Maybe I misunderstood your comment here, but there are two ways of
scaling the voltage of a device depending on if it is a regulator (and
can be modeled as one in the kernel) or a power domain.
In case of Qcom earlier (when we added the performance-state stuff),
the eventual hardware was out of kernel's control and we didn't wanted
(allowed) to model it as a virtual regulator just to pass the votes to
the RPM. And so we did what we did.
But if the hardware (where the voltage is required to be changed) is
indeed a regulator and is modeled as one, then what Dmitry has done
looks okay. i.e. add a supply in the device's node and microvolt
property in the DT entries.
--
viresh
More information about the dri-devel
mailing list