[PATCH v8 06/26] memory: tegra30: Add FIFO sizes to memory clients
Krzysztof Kozlowski
krzk at kernel.org
Sat Nov 14 15:39:52 UTC 2020
On Wed, Nov 11, 2020 at 04:14:36AM +0300, Dmitry Osipenko wrote:
> The latency allowness is calculated based on buffering capabilities of
> memory clients. Add FIFO sizes to the Tegra30 memory clients.
>
> Signed-off-by: Dmitry Osipenko <digetx at gmail.com>
> ---
> drivers/memory/tegra/tegra30.c | 66 ++++++++++++++++++++++++++++++++++
> 1 file changed, 66 insertions(+)
Thanks, applied.
Best regards,
Krzysztof
More information about the dri-devel
mailing list