[PULL] drm-intel-fixes

Jani Nikula jani.nikula at intel.com
Thu Jan 28 13:37:34 UTC 2021


Hi Dave & Daniel -

Apparently there's a regression in -rc5 that affects a large portion of
the platforms in CI. See [1].

The issue showed up in -rc5 i.e. *before* the changes in this pull,
however the issue prevents getting full coverage [2]. It does not look
like this pull makes matters worse, but this does not make them better
either.


BR,
Jani.


[1] http://lore.kernel.org/r/871re5jiu3.fsf@intel.com
[2] https://intel-gfx-ci.01.org/tree/drm-intel-fixes/index.html?

drm-intel-fixes-2021-01-28:
drm/i915 fixes for v5.11-rc6:
- Fix ICL MG PHY vswing
- Fix subplatform handling
- Fix selftest memleak
- Clear CACHE_MODE prior to clearing residuals
- Always flush the active worker before returning from the wait
- Always try to reserve GGTT address 0x0



The following changes since commit 6ee1d745b7c9fd573fba142a2efdad76a9f1cb04:

  Linux 5.11-rc5 (2021-01-24 16:47:14 -0800)

are available in the Git repository at:

  git://anongit.freedesktop.org/drm/drm-intel tags/drm-intel-fixes-2021-01-28

for you to fetch changes up to 489140b5ba2e7cc4b853c29e0591895ddb462a82:

  drm/i915/gt: Always try to reserve GGTT address 0x0 (2021-01-26 15:45:54 +0200)

----------------------------------------------------------------
drm/i915 fixes for v5.11-rc6:
- Fix ICL MG PHY vswing
- Fix subplatform handling
- Fix selftest memleak
- Clear CACHE_MODE prior to clearing residuals
- Always flush the active worker before returning from the wait
- Always try to reserve GGTT address 0x0

----------------------------------------------------------------
Chris Wilson (3):
      drm/i915/gt: Clear CACHE_MODE prior to clearing residuals
      drm/i915: Always flush the active worker before returning from the wait
      drm/i915/gt: Always try to reserve GGTT address 0x0

Pan Bian (1):
      drm/i915/selftest: Fix potential memory leak

Umesh Nerlige Ramappa (1):
      drm/i915: Check for all subplatform bits

Ville Syrjälä (1):
      drm/i915: Fix ICL MG PHY vswing handling

 drivers/gpu/drm/i915/display/intel_ddi.c      |  7 ++--
 drivers/gpu/drm/i915/gt/gen7_renderclear.c    | 12 +++++++
 drivers/gpu/drm/i915/gt/intel_ggtt.c          | 47 ++++++++++++++++++++-------
 drivers/gpu/drm/i915/i915_active.c            | 28 ++++++++--------
 drivers/gpu/drm/i915/i915_drv.h               |  2 +-
 drivers/gpu/drm/i915/selftests/i915_gem_gtt.c |  2 +-
 6 files changed, 67 insertions(+), 31 deletions(-)

-- 
Jani Nikula, Intel Open Source Graphics Center


More information about the dri-devel mailing list