[PATCH] /msm/adreno: fix different address spaces warning

kernel test robot lkp at intel.com
Wed Mar 31 17:56:49 UTC 2021


Hi Bernard,

Thank you for the patch! Yet something to improve:

[auto build test ERROR on linus/master]
[also build test ERROR on v5.12-rc5 next-20210331]
[If your patch is applied to the wrong git tree, kindly drop us a note.
And when submitting patch, we suggest to use '--base' as documented in
https://git-scm.com/docs/git-format-patch]

url:    https://github.com/0day-ci/linux/commits/Bernard-Zhao/msm-adreno-fix-different-address-spaces-warning/20210331-212535
base:   https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git 5e46d1b78a03d52306f21f77a4e4a144b6d31486
config: arm-defconfig (attached as .config)
compiler: arm-linux-gnueabi-gcc (GCC) 9.3.0
reproduce (this is a W=1 build):
        wget https://raw.githubusercontent.com/intel/lkp-tests/master/sbin/make.cross -O ~/bin/make.cross
        chmod +x ~/bin/make.cross
        # https://github.com/0day-ci/linux/commit/ba5ad7c05994836bcb59fd6d7b5b70c8b553ea56
        git remote add linux-review https://github.com/0day-ci/linux
        git fetch --no-tags linux-review Bernard-Zhao/msm-adreno-fix-different-address-spaces-warning/20210331-212535
        git checkout ba5ad7c05994836bcb59fd6d7b5b70c8b553ea56
        # save the attached .config to linux build tree
        COMPILER_INSTALL_PATH=$HOME/0day COMPILER=gcc-9.3.0 make.cross ARCH=arm 

If you fix the issue, kindly add following tag as appropriate
Reported-by: kernel test robot <lkp at intel.com>

All errors (new ones prefixed by >>):

   drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c: In function 'cx_debugbus_read':
>> drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c:177:38: error: invalid operands to binary << (have 'void *' and 'int')
     177 |  msm_writel((val), (ptr) + ((offset) << 2))
         |                                      ^~
   drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c:189:2: note: in expansion of macro 'cxdbg_write'
     189 |  cxdbg_write(cxdbg, (void __iomem *)REG_A6XX_CX_DBGC_CFG_DBGBUS_SEL_A, reg);
         |  ^~~~~~~~~~~
>> drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c:177:38: error: invalid operands to binary << (have 'void *' and 'int')
     177 |  msm_writel((val), (ptr) + ((offset) << 2))
         |                                      ^~
   drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c:190:2: note: in expansion of macro 'cxdbg_write'
     190 |  cxdbg_write(cxdbg, (void __iomem *)REG_A6XX_CX_DBGC_CFG_DBGBUS_SEL_B, reg);
         |  ^~~~~~~~~~~
>> drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c:177:38: error: invalid operands to binary << (have 'void *' and 'int')
     177 |  msm_writel((val), (ptr) + ((offset) << 2))
         |                                      ^~
   drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c:191:2: note: in expansion of macro 'cxdbg_write'
     191 |  cxdbg_write(cxdbg, (void __iomem *)REG_A6XX_CX_DBGC_CFG_DBGBUS_SEL_C, reg);
         |  ^~~~~~~~~~~
>> drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c:177:38: error: invalid operands to binary << (have 'void *' and 'int')
     177 |  msm_writel((val), (ptr) + ((offset) << 2))
         |                                      ^~
   drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c:192:2: note: in expansion of macro 'cxdbg_write'
     192 |  cxdbg_write(cxdbg, (void __iomem *)REG_A6XX_CX_DBGC_CFG_DBGBUS_SEL_D, reg);
         |  ^~~~~~~~~~~
   drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c:180:30: error: invalid operands to binary << (have 'void *' and 'int')
     180 |  msm_readl((ptr) + ((offset) << 2))
         |                              ^~
   drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c:197:12: note: in expansion of macro 'cxdbg_read'
     197 |  data[0] = cxdbg_read(cxdbg, (void __iomem *)REG_A6XX_CX_DBGC_CFG_DBGBUS_TRACE_BUF2);
         |            ^~~~~~~~~~
   drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c:180:30: error: invalid operands to binary << (have 'void *' and 'int')
     180 |  msm_readl((ptr) + ((offset) << 2))
         |                              ^~
   drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c:198:12: note: in expansion of macro 'cxdbg_read'
     198 |  data[1] = cxdbg_read(cxdbg, (void __iomem *)REG_A6XX_CX_DBGC_CFG_DBGBUS_TRACE_BUF1);
         |            ^~~~~~~~~~
   drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c: In function 'a6xx_get_debugbus':
>> drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c:177:38: error: invalid operands to binary << (have 'void *' and 'int')
     177 |  msm_writel((val), (ptr) + ((offset) << 2))
         |                                      ^~
   drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c:356:3: note: in expansion of macro 'cxdbg_write'
     356 |   cxdbg_write(cxdbg, (void __iomem *)REG_A6XX_CX_DBGC_CFG_DBGBUS_CNTLT,
         |   ^~~~~~~~~~~
>> drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c:177:38: error: invalid operands to binary << (have 'void *' and 'int')
     177 |  msm_writel((val), (ptr) + ((offset) << 2))
         |                                      ^~
   drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c:359:3: note: in expansion of macro 'cxdbg_write'
     359 |   cxdbg_write(cxdbg, (void __iomem *)REG_A6XX_CX_DBGC_CFG_DBGBUS_CNTLM,
         |   ^~~~~~~~~~~
>> drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c:177:38: error: invalid operands to binary << (have 'void *' and 'int')
     177 |  msm_writel((val), (ptr) + ((offset) << 2))
         |                                      ^~
   drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c:362:3: note: in expansion of macro 'cxdbg_write'
     362 |   cxdbg_write(cxdbg, (void __iomem *)REG_A6XX_CX_DBGC_CFG_DBGBUS_IVTL_0, 0);
         |   ^~~~~~~~~~~
>> drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c:177:38: error: invalid operands to binary << (have 'void *' and 'int')
     177 |  msm_writel((val), (ptr) + ((offset) << 2))
         |                                      ^~
   drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c:363:3: note: in expansion of macro 'cxdbg_write'
     363 |   cxdbg_write(cxdbg, (void __iomem *)REG_A6XX_CX_DBGC_CFG_DBGBUS_IVTL_1, 0);
         |   ^~~~~~~~~~~
>> drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c:177:38: error: invalid operands to binary << (have 'void *' and 'int')
     177 |  msm_writel((val), (ptr) + ((offset) << 2))
         |                                      ^~
   drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c:364:3: note: in expansion of macro 'cxdbg_write'
     364 |   cxdbg_write(cxdbg, (void __iomem *)REG_A6XX_CX_DBGC_CFG_DBGBUS_IVTL_2, 0);
         |   ^~~~~~~~~~~
>> drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c:177:38: error: invalid operands to binary << (have 'void *' and 'int')
     177 |  msm_writel((val), (ptr) + ((offset) << 2))
         |                                      ^~
   drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c:365:3: note: in expansion of macro 'cxdbg_write'
     365 |   cxdbg_write(cxdbg, (void __iomem *)REG_A6XX_CX_DBGC_CFG_DBGBUS_IVTL_3, 0);
         |   ^~~~~~~~~~~
>> drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c:177:38: error: invalid operands to binary << (have 'void *' and 'int')
     177 |  msm_writel((val), (ptr) + ((offset) << 2))
         |                                      ^~
   drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c:367:3: note: in expansion of macro 'cxdbg_write'
     367 |   cxdbg_write(cxdbg, (void __iomem *)REG_A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0,
         |   ^~~~~~~~~~~
>> drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c:177:38: error: invalid operands to binary << (have 'void *' and 'int')
     177 |  msm_writel((val), (ptr) + ((offset) << 2))
         |                                      ^~
   drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c:369:3: note: in expansion of macro 'cxdbg_write'
     369 |   cxdbg_write(cxdbg, (void __iomem *)REG_A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1,
         |   ^~~~~~~~~~~
>> drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c:177:38: error: invalid operands to binary << (have 'void *' and 'int')
     177 |  msm_writel((val), (ptr) + ((offset) << 2))
         |                                      ^~
   drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c:372:3: note: in expansion of macro 'cxdbg_write'
     372 |   cxdbg_write(cxdbg, (void __iomem *)REG_A6XX_CX_DBGC_CFG_DBGBUS_MASKL_0, 0);
         |   ^~~~~~~~~~~
>> drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c:177:38: error: invalid operands to binary << (have 'void *' and 'int')
     177 |  msm_writel((val), (ptr) + ((offset) << 2))
         |                                      ^~
   drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c:373:3: note: in expansion of macro 'cxdbg_write'
     373 |   cxdbg_write(cxdbg, (void __iomem *)REG_A6XX_CX_DBGC_CFG_DBGBUS_MASKL_1, 0);
         |   ^~~~~~~~~~~
>> drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c:177:38: error: invalid operands to binary << (have 'void *' and 'int')
     177 |  msm_writel((val), (ptr) + ((offset) << 2))
         |                                      ^~
   drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c:374:3: note: in expansion of macro 'cxdbg_write'
     374 |   cxdbg_write(cxdbg, (void __iomem *)REG_A6XX_CX_DBGC_CFG_DBGBUS_MASKL_2, 0);
         |   ^~~~~~~~~~~
>> drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c:177:38: error: invalid operands to binary << (have 'void *' and 'int')
     177 |  msm_writel((val), (ptr) + ((offset) << 2))
         |                                      ^~
   drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c:375:3: note: in expansion of macro 'cxdbg_write'
     375 |   cxdbg_write(cxdbg, (void __iomem *)REG_A6XX_CX_DBGC_CFG_DBGBUS_MASKL_3, 0);
         |   ^~~~~~~~~~~


vim +177 drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c

1707add815519da Jordan Crouse 2018-11-02  175  
1707add815519da Jordan Crouse 2018-11-02  176  #define cxdbg_write(ptr, offset, val) \
1707add815519da Jordan Crouse 2018-11-02 @177  	msm_writel((val), (ptr) + ((offset) << 2))
1707add815519da Jordan Crouse 2018-11-02  178  

---
0-DAY CI Kernel Test Service, Intel Corporation
https://lists.01.org/hyperkitty/list/kbuild-all@lists.01.org
-------------- next part --------------
A non-text attachment was scrubbed...
Name: .config.gz
Type: application/gzip
Size: 54352 bytes
Desc: not available
URL: <https://lists.freedesktop.org/archives/dri-devel/attachments/20210401/774ebf2d/attachment-0001.gz>


More information about the dri-devel mailing list