[PATCH v2 01/21] dt-bindings: display: tegra: add Tegra20 VIP
Dmitry Osipenko
digetx at gmail.com
Tue Dec 20 20:13:05 UTC 2022
02.12.2022 11:11, Luca Ceresoli пишет:
> Hello Rob,
>
> Thanks for your review.
>
> On Thu, 1 Dec 2022 17:19:36 -0600
> Rob Herring <robh at kernel.org> wrote:
>
>> On Mon, Nov 28, 2022 at 04:23:16PM +0100, Luca Ceresoli wrote:
>>> VIP is the parallel video capture component within the video input
>>> subsystem of Tegra20 (and other Tegra chips, apparently).
>>>
>>> Signed-off-by: Luca Ceresoli <luca.ceresoli at bootlin.com>
>>>
>>> ---
>>>
>>> Changed in v2 (suggested by Krzysztof Kozlowski):
>>> - remove redundant "bindings" from subject line
>>> - remove $nodename
>>> - add channel at 0 description
>>> - add reg: const: 0
>>> ---
>>> .../display/tegra/nvidia,tegra20-vip.yaml | 63 +++++++++++++++++++
>>> MAINTAINERS | 7 +++
>>> 2 files changed, 70 insertions(+)
>>> create mode 100644 Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-vip.yaml
>>>
>>> diff --git a/Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-vip.yaml b/Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-vip.yaml
>>> new file mode 100644
>>> index 000000000000..44be2e16c9b4
>>> --- /dev/null
>>> +++ b/Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-vip.yaml
>>> @@ -0,0 +1,63 @@
>>> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
>>> +%YAML 1.2
>>> +---
>>> +$id: http://devicetree.org/schemas/display/tegra/nvidia,tegra20-vip.yaml#
>>> +$schema: http://devicetree.org/meta-schemas/core.yaml#
>>> +
>>> +title: NVIDIA Tegra VIP (parallel video capture) controller
>>> +
>>> +maintainers:
>>> + - Luca Ceresoli <luca.ceresoli at bootlin.com>
>>> +
>>> +properties:
>>> + compatible:
>>> + enum:
>>> + - nvidia,tegra20-vip
>>> +
>>> + "#address-cells":
>>> + const: 1
>>> +
>>> + "#size-cells":
>>> + const: 0
>>> +
>>> + channel at 0:
>> Kind of odd there is only 1 channel with a unit-address. Are more
>> channels coming? Please make the binding as complete as possible even if
>> no driver support yet.
> This was discussed in v1 with Krzysztof and the outcome was that it's
> OK because it's likely that other SoCs have more, but the documentation
> is not public so I cannot add examples.
>
> Full discussion (pretty short indeed):
>
> https://lore.kernel.org/linux-devicetree/5292cc1b-c951-c5c5-b2ef-c154baf6d7fd@linaro.org/
>
> Do you agree that the unit-address should be kept?
It's doubtful that there is a SoC having a VIP with multiple channels.
I'd expect it to be multiple VIPs rather than channels. There are NVIDIA
people to confirm that.
The "channel" itself looks redundant to me, i.e. the reg and ports
should be moved to the vip node.
More information about the dri-devel
mailing list