[PATCH v5 1/5] dt-bindings: display: bridge: Convert cdns,dsi.txt to yaml
Rahul T R
r-ravikumar at ti.com
Thu Jul 7 10:19:53 UTC 2022
Hi Rob,
On 08:58-20220706, Rob Herring wrote:
> On Wed, Jul 06, 2022 at 05:10:49PM +0530, Rahul T R wrote:
> > Convert cdns,dsi.txt binding to yaml format
> >
> > Signed-off-by: Rahul T R <r-ravikumar at ti.com>
> > ---
> > .../bindings/display/bridge/cdns,dsi.txt | 112 ----------
> > .../bindings/display/bridge/cdns,dsi.yaml | 195 ++++++++++++++++++
> > 2 files changed, 195 insertions(+), 112 deletions(-)
> > delete mode 100644 Documentation/devicetree/bindings/display/bridge/cdns,dsi.txt
> > create mode 100644 Documentation/devicetree/bindings/display/bridge/cdns,dsi.yaml
> >
> > diff --git a/Documentation/devicetree/bindings/display/bridge/cdns,dsi.txt b/Documentation/devicetree/bindings/display/bridge/cdns,dsi.txt
> > deleted file mode 100644
> > index 525a4bfd8634..000000000000
> > --- a/Documentation/devicetree/bindings/display/bridge/cdns,dsi.txt
> > +++ /dev/null
> > @@ -1,112 +0,0 @@
> > -Cadence DSI bridge
> > -==================
> > -
> > -The Cadence DSI bridge is a DPI to DSI bridge supporting up to 4 DSI lanes.
> > -
> > -Required properties:
> > -- compatible: should be set to "cdns,dsi".
> > -- reg: physical base address and length of the controller's registers.
> > -- interrupts: interrupt line connected to the DSI bridge.
> > -- clocks: DSI bridge clocks.
> > -- clock-names: must contain "dsi_p_clk" and "dsi_sys_clk".
> > -- phys: phandle link to the MIPI D-PHY controller.
> > -- phy-names: must contain "dphy".
> > -- #address-cells: must be set to 1.
> > -- #size-cells: must be set to 0.
> > -
> > -Optional properties:
> > -- resets: DSI reset lines.
> > -- reset-names: can contain "dsi_p_rst".
> > -
> > -Required subnodes:
> > -- ports: Ports as described in Documentation/devicetree/bindings/graph.txt.
> > - 2 ports are available:
> > - * port 0: this port is only needed if some of your DSI devices are
> > - controlled through an external bus like I2C or SPI. Can have at
> > - most 4 endpoints. The endpoint number is directly encoding the
> > - DSI virtual channel used by this device.
> > - * port 1: represents the DPI input.
> > - Other ports will be added later to support the new kind of inputs.
> > -
> > -- one subnode per DSI device connected on the DSI bus. Each DSI device should
> > - contain a reg property encoding its virtual channel.
> > -
> > -Example:
> > - dsi0: dsi at fd0c0000 {
> > - compatible = "cdns,dsi";
> > - reg = <0x0 0xfd0c0000 0x0 0x1000>;
> > - clocks = <&pclk>, <&sysclk>;
> > - clock-names = "dsi_p_clk", "dsi_sys_clk";
> > - interrupts = <1>;
> > - phys = <&dphy0>;
> > - phy-names = "dphy";
> > - #address-cells = <1>;
> > - #size-cells = <0>;
> > -
> > - ports {
> > - #address-cells = <1>;
> > - #size-cells = <0>;
> > -
> > - port at 1 {
> > - reg = <1>;
> > - dsi0_dpi_input: endpoint {
> > - remote-endpoint = <&xxx_dpi_output>;
> > - };
> > - };
> > - };
> > -
> > - panel: dsi-dev at 0 {
> > - compatible = "<vendor,panel>";
> > - reg = <0>;
> > - };
> > - };
> > -
> > -or
> > -
> > - dsi0: dsi at fd0c0000 {
> > - compatible = "cdns,dsi";
> > - reg = <0x0 0xfd0c0000 0x0 0x1000>;
> > - clocks = <&pclk>, <&sysclk>;
> > - clock-names = "dsi_p_clk", "dsi_sys_clk";
> > - interrupts = <1>;
> > - phys = <&dphy1>;
> > - phy-names = "dphy";
> > - #address-cells = <1>;
> > - #size-cells = <0>;
> > -
> > - ports {
> > - #address-cells = <1>;
> > - #size-cells = <0>;
> > -
> > - port at 0 {
> > - reg = <0>;
> > - #address-cells = <1>;
> > - #size-cells = <0>;
> > -
> > - dsi0_output: endpoint at 0 {
> > - reg = <0>;
> > - remote-endpoint = <&dsi_panel_input>;
> > - };
> > - };
> > -
> > - port at 1 {
> > - reg = <1>;
> > - dsi0_dpi_input: endpoint {
> > - remote-endpoint = <&xxx_dpi_output>;
> > - };
> > - };
> > - };
> > - };
> > -
> > - i2c at xxx {
> > - panel: panel at 59 {
> > - compatible = "<vendor,panel>";
> > - reg = <0x59>;
> > -
> > - port {
> > - dsi_panel_input: endpoint {
> > - remote-endpoint = <&dsi0_output>;
> > - };
> > - };
> > - };
> > - };
> > diff --git a/Documentation/devicetree/bindings/display/bridge/cdns,dsi.yaml b/Documentation/devicetree/bindings/display/bridge/cdns,dsi.yaml
> > new file mode 100644
> > index 000000000000..865b3005c091
> > --- /dev/null
> > +++ b/Documentation/devicetree/bindings/display/bridge/cdns,dsi.yaml
> > @@ -0,0 +1,195 @@
> > +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
> > +%YAML 1.2
> > +---
> > +$id: http://devicetree.org/schemas/display/bridge/cdns,dsi.yaml#
> > +$schema: http://devicetree.org/meta-schemas/core.yaml#
> > +
> > +title: Cadence DSI bridge
> > +
> > +maintainers:
> > + - Boris Brezillon <boris.brezillon at bootlin.com>
> > +
> > +description: |
> > + CDNS DSI is a bridge device which converts DPI to DSI
> > +
> > +properties:
> > + compatible:
> > + enum:
> > + - cdns,dsi
> > +
> > + reg:
> > + items:
> > + - description:
> > + Register block for controller's registers.
>
> No need for generic descriptions. Just 'maxItems: 1' when there's only 1
> entry.
>
> > +
> > + clocks:
> > + items:
> > + - description: PSM clock, used by the IP
> > + - description: sys clock, used by the IP
> > +
> > + clock-names:
> > + items:
> > + - const: dsi_p_clk
> > + - const: dsi_sys_clk
> > +
> > + phys:
> > + maxItems: 1
> > + description: phandle link to the MIPI D-PHY controller.
>
> Drop
>
> > +
> > + phy-names:
> > + const: dphy
> > +
> > + interrupts:
> > + maxItems: 1
> > +
> > + resets:
> > + maxItems: 1
> > + description: PHY reset.
>
> Drop
>
> > +
> > + reset-names:
> > + const: dsi_p_rst
> > +
> > + ports:
> > + $ref: /schemas/graph.yaml#/properties/ports
> > +
> > + properties:
> > + port at 0:
> > + $ref: /schemas/graph.yaml#/properties/port
> > + description:
> > + Output port representing the DSI output. It can have
> > + most 4 endpoints. The endpoint number is directly encoding
>
> at most
>
> > + the DSI virtual channel used by this device.
> > +
> > + port at 1:
> > + $ref: /schemas/graph.yaml#/properties/port
> > + description:
> > + Input port representing the DP bridge input.
>
> DP?
>
> s/DP bridge/parallel/
>
> > +
> > + required:
> > + - port at 1
> > +
> > +allOf:
> > + - $ref: ../dsi-controller.yaml#
> > +
> > +required:
> > + - compatible
> > + - reg
> > + - interrupts
> > + - clocks
> > + - clock-names
> > + - phys
> > + - phy-names
> > + - ports
> > +
> > +unevaluatedProperties: false
> > +
> > +examples:
> > + - |
> > + bus {
> > + #address-cells = <2>;
> > + #size-cells = <2>;
> > +
> > + dsi at fd0c0000 {
> > + compatible = "cdns,dsi";
> > + reg = <0x0 0xfd0c0000 0x0 0x1000>;
> > + clocks = <&pclk>, <&sysclk>;
> > + clock-names = "dsi_p_clk", "dsi_sys_clk";
> > + interrupts = <1>;
> > + phys = <&dphy0>;
> > + phy-names = "dphy";
> > +
> > + #address-cells = <1>;
> > + #size-cells = <0>;
> > +
> > + ports {
> > + #address-cells = <1>;
> > + #size-cells = <0>;
> > +
> > + port at 1 {
> > + reg = <1>;
> > + endpoint {
> > + remote-endpoint = <&xxx_dpi_output>;
> > + };
> > + };
> > + };
> > +
> > + panel at 0 {
> > + compatible = "panasonic,vvx10f034n00";
> > + reg = <0>;
> > + power-supply = <&vcc_lcd_reg>;
> > + };
> > + };
> > + };
> > +
> > + - |
> > + bus {
> > + #address-cells = <2>;
> > + #size-cells = <2>;
> > +
> > + dsi at fd0c0000 {
> > + compatible = "cdns,dsi";
> > + reg = <0x0 0xfd0c0000 0x0 0x1000>;
> > + clocks = <&pclk>, <&sysclk>;
> > + clock-names = "dsi_p_clk", "dsi_sys_clk";
> > + interrupts = <1>;
> > + phys = <&dphy1>;
> > + phy-names = "dphy";
> > +
> > + ports {
> > + #address-cells = <1>;
> > + #size-cells = <0>;
> > +
> > + port at 0 {
> > + reg = <0>;
> > + #address-cells = <1>;
> > + #size-cells = <0>;
> > +
> > + dsi0_output: endpoint at 0 {
> > + reg = <0>;
> > + remote-endpoint = <&dsi_panel_input>;
> > + };
> > + };
> > +
> > + port at 1 {
> > + reg = <1>;
> > + endpoint {
> > + remote-endpoint = <&xxx_dpi_output>;
> > + };
> > + };
> > + };
> > + };
> > +
> > + i2c {
> > + #address-cells = <1>;
> > + #size-cells = <0>;
> > +
> > + bridge at 2d {
> > + compatible = "ti,sn65dsi86";
> > + reg = <0x2d>;
>
> This device isn't relevant to the example. Drop.
>
Thanks for the review !
I have sent a v6 with the fixes
please review
Regards
Rahul T R
> > +
> > + vpll-supply = <&src_pp1800_s4a>;
> > + vccio-supply = <&src_pp1800_s4a>;
> > + vcca-supply = <&src_pp1200_l2a>;
> > + vcc-supply = <&src_pp1200_l2a>;
> > +
> > + ports {
> > + #address-cells = <1>;
> > + #size-cells = <0>;
> > +
> > + port at 0 {
> > + reg = <0>;
> > + dsi_panel_input: endpoint {
> > + remote-endpoint = <&dsi0_output>;
> > + };
> > + };
> > +
> > + port at 1 {
> > + reg = <1>;
> > + endpoint {
> > + remote-endpoint = <&panel_in_edp>;
> > + };
> > + };
> > + };
> > + };
> > + };
> > + };
> > --
> > 2.36.1
> >
> >
More information about the dri-devel
mailing list