[PATCH 6/6] arm64: tegra: Add simple framebuffer on Jetson Xavier NX
Thierry Reding
thierry.reding at gmail.com
Mon Sep 5 16:33:00 UTC 2022
From: Thierry Reding <treding at nvidia.com>
Add the framebuffer carveout reserved memory node as well as a simple-
framebuffer node that is used to bind to the framebuffer that the
bootloader has set up.
Signed-off-by: Thierry Reding <treding at nvidia.com>
---
.../nvidia/tegra194-p3509-0000+p3668-0001.dts | 32 +++++++++++++++++++
arch/arm64/boot/dts/nvidia/tegra194.dtsi | 2 +-
2 files changed, 33 insertions(+), 1 deletion(-)
diff --git a/arch/arm64/boot/dts/nvidia/tegra194-p3509-0000+p3668-0001.dts b/arch/arm64/boot/dts/nvidia/tegra194-p3509-0000+p3668-0001.dts
index 238fd98e8e45..163950321c38 100644
--- a/arch/arm64/boot/dts/nvidia/tegra194-p3509-0000+p3668-0001.dts
+++ b/arch/arm64/boot/dts/nvidia/tegra194-p3509-0000+p3668-0001.dts
@@ -7,4 +7,36 @@
/ {
model = "NVIDIA Jetson Xavier NX Developer Kit (eMMC)";
compatible = "nvidia,p3509-0000+p3668-0001", "nvidia,tegra194";
+
+ chosen {
+ framebuffer {
+ compatible = "simple-framebuffer";
+ memory-region = <&fb>;
+ power-domains = <&bpmp TEGRA194_POWER_DOMAIN_DISP>;
+ clocks = <&bpmp TEGRA194_CLK_SOR1_REF>,
+ <&bpmp TEGRA194_CLK_SOR1_OUT>,
+ <&bpmp TEGRA194_CLK_SOR1_PAD_CLKOUT>,
+ <&bpmp TEGRA194_CLK_PLLD2>,
+ <&bpmp TEGRA194_CLK_PLLDP>,
+ <&bpmp TEGRA194_CLK_NVDISPLAY_DISP>,
+ <&bpmp TEGRA194_CLK_NVDISPLAYHUB>,
+ <&bpmp TEGRA194_CLK_NVDISPLAY_P0>;
+ width = <1920>;
+ height = <1080>;
+ stride = <7680>;
+ format = "a8b8g8r8";
+ };
+ };
+
+ reserved-memory {
+ #address-cells = <2>;
+ #size-cells = <2>;
+ ranges;
+
+ fb: framebuffer at 2,573a0000 {
+ compatible = "framebuffer";
+ reg = <0x2 0x573a0000 0x0 0x007e9000>;
+ iommu-addresses = <&dc0 0x2 0x573a0000 0x0 0x007e9000>;
+ };
+ };
};
diff --git a/arch/arm64/boot/dts/nvidia/tegra194.dtsi b/arch/arm64/boot/dts/nvidia/tegra194.dtsi
index 3e6ac20ace3d..5c5343cf8dc9 100644
--- a/arch/arm64/boot/dts/nvidia/tegra194.dtsi
+++ b/arch/arm64/boot/dts/nvidia/tegra194.dtsi
@@ -1929,7 +1929,7 @@ display-hub at 15200000 {
ranges = <0x15200000 0x15200000 0x40000>;
- display at 15200000 {
+ dc0: display at 15200000 {
compatible = "nvidia,tegra194-dc";
reg = <0x15200000 0x10000>;
interrupts = <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>;
--
2.37.2
More information about the dri-devel
mailing list