[PATCH v1 02/17] clk: mediatek: add VDOSYS1 clock

Chen-Yu Tsai wenst at chromium.org
Mon Sep 26 05:09:24 UTC 2022


On Tue, Sep 20, 2022 at 12:59 AM Guillaume Ranquet
<granquet at baylibre.com> wrote:
>
> From: Pablo Sun <pablo.sun at mediatek.com>
>
> Add the clock gate definition for the DPI1 hardware
> in VDOSYS1.
>
> The parent clock "hdmi_txpll" is already defined in
> `mt8195.dtsi`.
>
> Signed-off-by: Pablo Sun <pablo.sun at mediatek.com>
> Signed-off-by: Guillaume Ranquet <granquet at baylibre.com>

Reviewed-by: Chen-Yu Tsai <wenst at chromium.org>


More information about the dri-devel mailing list