[PATCH v4 02/42] drm/msm/dpu: Allow variable SSPP_BLK size
Dmitry Baryshkov
dmitry.baryshkov at linaro.org
Wed Apr 5 00:35:35 UTC 2023
On 05/04/2023 01:19, Abhinav Kumar wrote:
>
>
> On 4/4/2023 6:05 AM, Dmitry Baryshkov wrote:
>> From: Konrad Dybcio <konrad.dybcio at linaro.org>
>>
>> These blocks are of variable length on different SoCs. Set the
>> correct values where I was able to retrieve it from downstream
>> DTs and leave the old defaults (0x1c8) otherwise.
>>
>> Signed-off-by: Konrad Dybcio <konrad.dybcio at linaro.org>
>> [DB: fixed some of lengths, split the INTF changes away]
>> Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov at linaro.org>
>
> Everything is fine except sm8450. As I already wrote in the previous
> version's review, it should be 0x32c for sm8450.
>
Ack, please excuse me for missing you comment. I'll fix this in v5.
--
With best wishes
Dmitry
More information about the dri-devel
mailing list