[PATCH v3 1/5] dt-bindings: display: bridge: Add schema for Synopsys DW HDMI QP TX IP
Cristian Ciocaltea
cristian.ciocaltea at collabora.com
Wed Aug 7 11:07:23 UTC 2024
Add dt-binding schema containing the common properties for the Synopsys
DesignWare HDMI QP TX controller.
Note this is not a full dt-binding specification, but is meant to be
referenced by platform-specific bindings for this IP core.
Signed-off-by: Cristian Ciocaltea <cristian.ciocaltea at collabora.com>
---
.../display/bridge/synopsys,dw-hdmi-qp.yaml | 72 ++++++++++++++++++++++
1 file changed, 72 insertions(+)
diff --git a/Documentation/devicetree/bindings/display/bridge/synopsys,dw-hdmi-qp.yaml b/Documentation/devicetree/bindings/display/bridge/synopsys,dw-hdmi-qp.yaml
new file mode 100644
index 000000000000..d9a2ead02f27
--- /dev/null
+++ b/Documentation/devicetree/bindings/display/bridge/synopsys,dw-hdmi-qp.yaml
@@ -0,0 +1,72 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/bridge/synopsys,dw-hdmi-qp.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Common Properties for Synopsys DesignWare HDMI QP TX Controller IP
+
+maintainers:
+ - Cristian Ciocaltea <cristian.ciocaltea at collabora.com>
+
+description: |
+ The Synopsys DesignWare HDMI 2.1 Quad-Pixel (QP) TX Controller IP core
+ supports the following features, among others:
+
+ * Fixed Rate Link (FRL)
+ * Display Stream Compression (DSC)
+ * 4K at 120Hz and 8K at 60Hz video modes
+ * Variable Refresh Rate (VRR) including Quick Media Switching (QMS)
+ * Fast Vactive (FVA)
+ * SCDC I2C DDC access
+ * Multi-stream audio
+ * Enhanced Audio Return Channel (EARC)
+
+ Note this is not a full dt-binding specification, but is meant to be
+ referenced by platform-specific bindings for this IP core.
+
+properties:
+ reg:
+ maxItems: 1
+
+ clocks:
+ minItems: 4
+ maxItems: 6
+ items:
+ - description: Peripheral/APB bus clock
+ - description: EARC RX biphase clock
+ - description: Reference clock
+ - description: Audio interface clock
+ additionalItems: true
+
+ clock-names:
+ minItems: 4
+ maxItems: 6
+ items:
+ - const: pclk
+ - const: earc
+ - const: ref
+ - const: aud
+ additionalItems: true
+
+ interrupts:
+ minItems: 4
+ maxItems: 5
+ items:
+ - description: AVP Unit interrupt
+ - description: CEC interrupt
+ - description: eARC RX interrupt
+ - description: Main Unit interrupt
+ additionalItems: true
+
+ interrupt-names:
+ minItems: 4
+ maxItems: 5
+ items:
+ - const: avp
+ - const: cec
+ - const: earc
+ - const: main
+ additionalItems: true
+
+additionalProperties: true
--
2.45.2
More information about the dri-devel
mailing list