[PATCH v5 3/6] drm/msm/dpu: enable compression bit in cfg2 for DSC
Dmitry Baryshkov
dmitry.baryshkov at linaro.org
Tue May 28 00:48:26 UTC 2024
On Mon, May 27, 2024 at 10:21:49PM +0800, Jun Nie wrote:
> Enable compression bit in cfg2 register for DSC in the DSI case
>
> Signed-off-by: Jun Nie <jun.nie at linaro.org>
> ---
> drivers/gpu/drm/msm/disp/dpu1/dpu_hw_intf.c | 4 ++++
> 1 file changed, 4 insertions(+)
>
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov at linaro.org>
--
With best wishes
Dmitry
More information about the dri-devel
mailing list