[PATCH RFT 2/2] drm/msm/adreno: Setup SMMU aparture for per-process page table
Konrad Dybcio
konradybcio at kernel.org
Thu Oct 3 16:55:52 UTC 2024
On 3.10.2024 5:01 AM, Bjorn Andersson wrote:
> Support for per-process page tables requires the SMMU aparture to be
> setup such that the GPU can make updates with the SMMU. On some targets
> this is done statically in firmware, on others it's expected to be
> requested in runtime by the driver, through a SCM call.
>
> One place where configuration is expected to be done dynamically is the
> QCS6490 rb3gen2.
>
> The downstream driver does this unconditioanlly on any A6xx and newer,
> so follow suite and make the call.
>
> Signed-off-by: Bjorn Andersson <bjorn.andersson at oss.qualcomm.com>
> ---
Not all A6xx targets support PPPT (e.g. A619 on SM6375 - but A619 on SM6350
does..). We already print some error messages when that's the case, I think
this may add one more.
Nonetheless, I think that sticks to the accepted status quo where lacking
PPPT is a bug, so..
Tested-by: Konrad Dybcio <konradybcio at kernel.org> # FP5
Reviewed-by: Konrad Dybcio <konradybcio at kernel.org>
Konrad
More information about the dri-devel
mailing list