amdgpu_dm_connector_mode_valid regression
Marek Marczykowski-Górecki
marmarek at invisiblethingslab.com
Fri Apr 11 10:01:24 UTC 2025
-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA256
Hi,
On Wed, Apr 02, 2025 at 04:35:05PM +0200, Gergo Koteles wrote:
> Hi Dmitry,
>
> But the code would start to become quite untraceable.
> duplicate mode in amdgpu_dm_connector_mode_valid()
> call drm_mode_set_crtcinfo() in amdgpu_dm_connector_mode_valid()
> duplicate mode in create_stream_for_sink()
> overwrite ctrc in decide_crtc_timing_for_drm_display_mode()
> if crtc_clock == 0 call drm_mode_set_crtcinfo() again in
> create_stream_for_sink()
FWIW I'm affected by the same issue (on HP ProBook 445 G7, with AMD
Ryzen 5 4500U). And the patch quoted below fixes it for me too.
>
> saved_mode is never used after this, so I can't add the condition here
> if (recalculate_timing)
> drm_mode_set_crtcinfo(&saved_mode, 0);
>
> This commit is related, I think:
> 1101185 ("drm/amd/display: fix the ability to use lower resolution
> modes on eDP")
>
> Regards,
> Gergo
>
> ---
> diff --git a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c
> b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c
> index bae83a129b5f..83c8c81d4015 100644
> --- a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c
> +++ b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c
> @@ -6984,6 +6984,9 @@ create_stream_for_sink(struct drm_connector
> *connector,
> if (recalculate_timing)
> drm_mode_set_crtcinfo(&saved_mode, 0);
>
> + if (mode.crtc_clock == 0)
> + drm_mode_set_crtcinfo(&mode, 0);
> +
> /*
> * If scaling is enabled and refresh rate didn't change
> * we copy the vic and polarities of the old timings
> --
- --
Best Regards,
Marek Marczykowski-Górecki
Invisible Things Lab
-----BEGIN PGP SIGNATURE-----
iQEzBAEBCAAdFiEEhrpukzGPukRmQqkK24/THMrX1ywFAmf46HQACgkQ24/THMrX
1ywBfAf/SX79WOL0Rv1cL2F/YeEUbr6b/FxZ6W+xsFCi38UxcN0PKCGalQ76jT5r
LAyy1zPedAAdGu+JdQ8abrVfPbSXnzLUcUZNN75kGHixS1c/TqfP4L9ymZ6Z5rAB
BUt579EkdDZlm2dZ0mxwHcdoArv7fK05Fb+l3Vd645w5MK0fmwWPesCeBaEiwG2S
ZiuSOWcJBL0yPPzvRaVPD5FCgjjjEhQ2fZZinqhwVy1LNA6OBXQrVvNhOazFVjKq
rQV1YLG4gCBu6TD6NaETrPMevmZmovuo7o4/6Y5vJQexhQv3eaaxE5dh/0AaWovJ
FqW2VrxvWXz6HgOokPpfispYzpMgEQ==
=+SPC
-----END PGP SIGNATURE-----
More information about the dri-devel
mailing list