[Bug 220232] New: Title: RX 7900 XT/XTX DPM states incorrectly ordered - idle state in wrong position

bugzilla-daemon at kernel.org bugzilla-daemon at kernel.org
Sun Jun 15 12:12:36 UTC 2025


https://bugzilla.kernel.org/show_bug.cgi?id=220232

            Bug ID: 220232
           Summary: Title: RX 7900 XT/XTX DPM states incorrectly ordered -
                    idle state in wrong position
           Product: Drivers
           Version: 2.5
          Hardware: AMD
                OS: Linux
            Status: NEW
          Severity: high
          Priority: P3
         Component: Video(DRI - non Intel)
          Assignee: drivers_video-dri at kernel-bugs.osdl.org
          Reporter: a.von.blumenthal at gmail.com
        Regression: No

Description:
  The GPU DPM states are incorrectly ordered on AMD RX 7900 XT/XTX. The lowest
idle clock state appears
  in position 1 instead of position 0, causing inefficient power state
transitions.

  System Information:
  - GPU: AMD Radeon RX 7900 XT/XTX (PCI ID: 03:00.0)
  - Kernel: 6.14.9-300.fc42.x86_64
  - Distribution: Fedora 42
  - Driver: amdgpu

  Current Behavior:
  $ cat /sys/class/drm/card1/device/pp_dpm_sclk
  0: 500Mhz
  1: 120Mhz *
  2: 2482Mhz

  Expected Behavior:
  DPM states should be ordered from lowest to highest:
  0: 120Mhz *
  1: 500Mhz
  2: 2482Mhz

  Impact:
  - GPU idles at wrong state priority
  - Potential increased idle power consumption
  - Affects all power profile modes (BOOTUP_DEFAULT, 3D_FULL_SCREEN, COMPUTE,
CUSTOM, etc.)

  Steps to Reproduce:
  1. Check DPM states: cat /sys/class/drm/card*/device/pp_dpm_sclk
  2. Observe state 0 is 500MHz while state 1 is ~120MHz
  3. Issue persists across all power profiles and after GPU reset

  Additional Information:
  - Issue confirmed on kernel 6.14.9
  - GPU reset via rocm-smi -d 0 --gpureset does not resolve the issue
  - Memory clock DPM states appear correctly ordered

-- 
You may reply to this email to add a comment.

You are receiving this mail because:
You are watching the assignee of the bug.


More information about the dri-devel mailing list