[PATCH RFT 07/14] drm/msm/a6xx: Resolve the meaning of UBWC_MODE
Konrad Dybcio
konrad.dybcio at oss.qualcomm.com
Fri May 9 12:37:47 UTC 2025
On 5/8/25 8:25 PM, Connor Abbott wrote:
> On Thu, May 8, 2025 at 2:14 PM Konrad Dybcio <konradybcio at kernel.org> wrote:
>>
>> From: Konrad Dybcio <konrad.dybcio at oss.qualcomm.com>
>>
>> This bit is set iff the UBWC version is 1.0. That notably does not
>> include QCM2290's "no UBWC".
>
> While this is technically true, AFAIK the only difference between UBWC
> 1.0 and 2.0 is that newer UBWC disables level 1 bank swizzling, which
> is why I originally wrote it this way. There's a bit of redundancy
> between the UBWC version and ubwc_swizzle bit 0.
It turns out to be a hardware matter
Konrad
More information about the dri-devel
mailing list