[PATCH 0/5] drm/msm/dpu: Drop max_mixer_width and MAX_HDISPLAY_SPLIT
Jessica Zhang
jessica.zhang at oss.qualcomm.com
Wed May 14 23:52:28 UTC 2025
Currently, the DPU driver bases LM reservation off of the maximum
supported width for the layer mixer and an arbitrary MAX_HDISPLAY_SPLIT.
However, these limits are not hardware limits meaning that a single LM
can support higher resolutions.
Switch to basing LM reservation off of PINGPONG and DSC encoder hardware
limits.
---
Jessica Zhang (5):
drm/msm/dpu: Drop maxwidth from dpu_lm_sub_blks struct
drm/msm/dpu: Add max pingpong and dsc width to HW catalog
drm/msm/dpu: Check mode against PINGPONG or DSC max width
drm/msm/dpu: Filter writeback modes using writeback maxlinewidth
drm/msm/dpu: Remove max_mixer_width from catalog
.../drm/msm/disp/dpu1/catalog/dpu_10_0_sm8650.h | 12 +++++-
.../drm/msm/disp/dpu1/catalog/dpu_1_14_msm8937.h | 3 +-
.../drm/msm/disp/dpu1/catalog/dpu_1_15_msm8917.h | 2 +-
.../drm/msm/disp/dpu1/catalog/dpu_1_16_msm8953.h | 3 +-
.../drm/msm/disp/dpu1/catalog/dpu_1_7_msm8996.h | 5 ++-
.../drm/msm/disp/dpu1/catalog/dpu_3_0_msm8998.h | 5 ++-
.../gpu/drm/msm/disp/dpu1/catalog/dpu_3_2_sdm660.h | 5 ++-
.../gpu/drm/msm/disp/dpu1/catalog/dpu_3_3_sdm630.h | 3 +-
.../gpu/drm/msm/disp/dpu1/catalog/dpu_4_0_sdm845.h | 5 ++-
.../gpu/drm/msm/disp/dpu1/catalog/dpu_5_0_sm8150.h | 7 +++-
.../drm/msm/disp/dpu1/catalog/dpu_5_1_sc8180x.h | 7 +++-
.../gpu/drm/msm/disp/dpu1/catalog/dpu_5_2_sm7150.h | 5 ++-
.../gpu/drm/msm/disp/dpu1/catalog/dpu_5_3_sm6150.h | 4 +-
.../gpu/drm/msm/disp/dpu1/catalog/dpu_5_4_sm6125.h | 3 +-
.../gpu/drm/msm/disp/dpu1/catalog/dpu_6_0_sm8250.h | 7 +++-
.../gpu/drm/msm/disp/dpu1/catalog/dpu_6_2_sc7180.h | 3 +-
.../gpu/drm/msm/disp/dpu1/catalog/dpu_6_3_sm6115.h | 2 +-
.../gpu/drm/msm/disp/dpu1/catalog/dpu_6_4_sm6350.h | 3 +-
.../drm/msm/disp/dpu1/catalog/dpu_6_5_qcm2290.h | 2 +-
.../gpu/drm/msm/disp/dpu1/catalog/dpu_6_9_sm6375.h | 2 +-
.../gpu/drm/msm/disp/dpu1/catalog/dpu_7_0_sm8350.h | 8 +++-
.../gpu/drm/msm/disp/dpu1/catalog/dpu_7_2_sc7280.h | 6 ++-
.../drm/msm/disp/dpu1/catalog/dpu_8_0_sc8280xp.h | 8 +++-
.../gpu/drm/msm/disp/dpu1/catalog/dpu_8_1_sm8450.h | 10 ++++-
.../drm/msm/disp/dpu1/catalog/dpu_8_4_sa8775p.h | 10 ++++-
.../gpu/drm/msm/disp/dpu1/catalog/dpu_9_0_sm8550.h | 10 ++++-
.../drm/msm/disp/dpu1/catalog/dpu_9_2_x1e80100.h | 10 ++++-
drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c | 46 ++++++++++++++++++----
drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c | 4 --
drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h | 13 ++++--
drivers/gpu/drm/msm/disp/dpu1/dpu_writeback.c | 9 +----
31 files changed, 173 insertions(+), 49 deletions(-)
---
base-commit: 888f15dae780db7cea6ab1a3355151e4292038bf
change-id: 20250401-max-mixer-width-9c3c02c48cb7
Best regards,
--
Jessica Zhang <jessica.zhang at oss.qualcomm.com>
More information about the dri-devel
mailing list