<html>
<head>
<base href="https://bugs.freedesktop.org/" />
</head>
<body>
<p>
<div>
<b><a class="bz_bug_link
bz_status_NEW "
title="NEW - [tonga] [powerplay] Radon M395X isn't initialised with the powerplay branch"
href="https://bugs.freedesktop.org/show_bug.cgi?id=93217#c30">Comment # 30</a>
on <a class="bz_bug_link
bz_status_NEW "
title="NEW - [tonga] [powerplay] Radon M395X isn't initialised with the powerplay branch"
href="https://bugs.freedesktop.org/show_bug.cgi?id=93217">bug 93217</a>
from <span class="vcard"><a class="email" href="mailto:alexdeucher@gmail.com" title="Alex Deucher <alexdeucher@gmail.com>"> <span class="fn">Alex Deucher</span></a>
</span></b>
<pre>(In reply to Mike Lothian from <a href="show_bug.cgi?id=93217#c29">comment #29</a>)
<span class="quote">> Would you like me to try re-enabling pcie dpm and use the new kernel
> parameters in drm-next-4.6-wip?</span >
Yes, can you see what combinations of pcie_gen_cap and pcie_lane_cap help? See
amd_pcie.h.
pcie_gen_cap:
bits 31:16 define the gen speeds supported by the platform (e.g., the
motherboard). Setting it to CAIL_PCIE_LINK_SPEED_SUPPORT_GEN3 (0x00040000)
would indicate that the motherboard only supports gen3 (not gen 2 or 1).
bits 15:0 define the pcie speeds supported by the GPU itself. Setting this to
CAIL_ASIC_PCIE_LINK_SPEED_SUPPORT_GEN3 (0x00000004) means the asic only
supports gen 3.
pcie_lane_cap:
bits 31:16 define the link width supported by the platform.</pre>
</div>
</p>
<hr>
<span>You are receiving this mail because:</span>
<ul>
<li>You are the assignee for the bug.</li>
</ul>
</body>
</html>