<pre>
Update device tree binding documention for the display subsystem for
Mediatek MT8183 SOCs

Signed-off-by: Yongqiang Niu <yongqiang.niu@mediatek.com>
---
 .../devicetree/bindings/display/mediatek/mediatek,disp.txt    | 11 ++++++++++-
 1 file changed, 10 insertions(+), 1 deletion(-)

diff --git a/Documentation/devicetree/bindings/display/mediatek/mediatek,disp.txt b/Documentation/devicetree/bindings/display/mediatek/mediatek,disp.txt
index 8469de5..1c66f39 100644
--- a/Documentation/devicetree/bindings/display/mediatek/mediatek,disp.txt
+++ b/Documentation/devicetree/bindings/display/mediatek/mediatek,disp.txt
@@ -28,9 +28,12 @@ Documentation/devicetree/bindings/display/mediatek/mediatek,dpi.txt.
 Required properties (all function blocks):
 - compatible: "mediatek,<chip>-disp-<function>", one of
        "mediatek,<chip>-disp-ovl"   - overlay (4 layers, blending, csc)
+       "mediatek,<chip>-disp-ovl-2l"   - overlay (2 layers, blending, csc)
        "mediatek,<chip>-disp-rdma"  - read DMA / line buffer
        "mediatek,<chip>-disp-wdma"  - write DMA
+       "mediatek,<chip>-disp-ccorr" - color correction
        "mediatek,<chip>-disp-color" - color processor
+       "mediatek,<chip>-disp-dither" - dither
        "mediatek,<chip>-disp-aal"   - adaptive ambient light controller
        "mediatek,<chip>-disp-gamma" - gamma correction
        "mediatek,<chip>-disp-merge" - merge streams from two RDMA sources
@@ -40,7 +43,7 @@ Required properties (all function blocks):
        "mediatek,<chip>-dpi"        - DPI controller, see mediatek,dpi.txt
        "mediatek,<chip>-disp-mutex" - display mutex
        "mediatek,<chip>-disp-od"    - overdrive
-  the supported chips are mt2701, mt2712 and mt8173.
+  the supported chips are mt2701, mt2712, mt8173 and mt8183.
 - reg: Physical base address and length of the function block register space
 - interrupts: The interrupt signal from the function block (required, except for
   merge and split function blocks).
@@ -71,6 +74,12 @@ mmsys: clock-controller@14000000 {
        #clock-cells = <1>;
 };
 
+display_components: dispsys@14000000 {
+               compatible = "mediatek,mt8183-display";
+               reg = <0 0x14000000 0 0x1000>;
+               power-domains = <&scpsys MT8183_POWER_DOMAIN_DISP>;
+};
+
 ovl0: ovl@1400c000 {
        compatible = "mediatek,mt8173-disp-ovl";
        reg = <0 0x1400c000 0 0x1000>;
-- 
1.8.1.1.dirty

</pre><!--type:text--><!--{--><pre>************* Email Confidentiality Notice
 ********************
The information contained in this e-mail message (including any 
attachments) may be confidential, proprietary, privileged, or otherwise
exempt from disclosure under applicable laws. It is intended to be 
conveyed only to the designated recipient(s). Any use, dissemination, 
distribution, printing, retaining or copying of this e-mail (including its 
attachments) by unintended recipient(s) is strictly prohibited and may 
be unlawful. If you are not an intended recipient of this e-mail, or believe
 
that you have received this e-mail in error, please notify the sender 
immediately (by replying to this e-mail), delete any and all copies of 
this e-mail (including any attachments) from your system, and do not
disclose the content of this e-mail to any other person. Thank
 you!</pre><!--}-->