.. it stands for “Capability Hardware Enhanced RISC Instructions”. It adopts some of the features of the old “capability” concept and brings them to modern architectures like RISC-V, ARM and MIPS. More here <https://www.cl.cam.ac.uk/research/security/ctsrd/cheri/>.