[Freedreno] [PATCH 0/9] drm/msm/dsi_phy: Replace parent names with clk_hw pointers
Marijn Suijten
marijn.suijten at somainline.org
Mon May 23 21:38:28 UTC 2022
As stated in [1] I promised to tackle and send this series.
parent_hw pointers are easier to manage and cheaper to use than
repeatedly formatting the parent name and subsequently leaving the clk
framework to perform lookups based on that name.
This series starts out by adding extra constructors for divider, mux and
fixed-factor clocks that have parent_hw(s) pointer argument(s) instead
of some DT index or name. Followed by individual patches performing the
conversion, one DSI PHY at a time.
dsi_phy_28nm_8960 includes an extra fixup to replace "eternal"
devm_kzalloc allocations (for the lifetime of the device) with
stack-local char arrays, like all the other DSI PHY drivers.
I couldn't help but notice that clock names are wildly varying:
- Some use underscores in the _clk suffix where others have nothing;
- Some have an _ after the %d, others have not;
- Some use a _pll suffix after dsi%d or even _phy_pll suffix.
Are there any thoughts or feelings towards unifying these?
Theoretically no clock names are used anywhere in the kernel, and
everything is based on a phandle + index in DT (I have yet to validate
this). Obviously no .name/.fw_name will be updated to not break DT.
Which, by the way, is there a particular reason for:
#define DSI_BYTE_PLL_CLK 0
#define DSI_PIXEL_PLL_CLK 1
To not be in the dt-bindings and used in the DT?
And with enough future improvements out of the way, let's round out this
patch-series by stating that it has been successfully tested on:
- Sony Nile Discovery (Xperia XA2 Ultra): 14nm;
- Sony Seine PDX201 (Xperia 10II): 14nm;
- Sony Loire Suzu (Xperia X): 28nm.
And no diff is observed in debugfs's clk_summary.
Unfortunately all other devices in my collection with a 7/10nm DSI PHY
have a DSC panel which we have yet to get working.
[1]: https://lore.kernel.org/linux-arm-msm/20220502214235.s5plebunh4ttjhge@SoMainline.org/
Marijn Suijten (9):
clk: divider: Introduce devm_clk_hw_register_divider_parent_hw()
clk: mux: Introduce devm_clk_hw_register_mux_parent_hws()
clk: fixed-factor: Introduce *clk_hw_register_fixed_factor_parent_hw()
drm/msm/dsi_phy_28nm: Replace parent names with clk_hw pointers
drm/msm/dsi_phy_28nm_8960: Replace parent names with clk_hw pointers
drm/msm/dsi_phy_28nm_8960: Use stack memory for temporary clock names
drm/msm/dsi_phy_14nm: Replace parent names with clk_hw pointers
drm/msm/dsi_phy_10nm: Replace parent names with clk_hw pointers
drm/msm/dsi_phy_7nm: Replace parent names with clk_hw pointers
drivers/clk/clk-fixed-factor.c | 57 ++++++++++--
drivers/gpu/drm/msm/dsi/phy/dsi_phy_10nm.c | 92 ++++++++-----------
drivers/gpu/drm/msm/dsi/phy/dsi_phy_14nm.c | 36 ++++----
drivers/gpu/drm/msm/dsi/phy/dsi_phy_28nm.c | 52 +++++------
.../gpu/drm/msm/dsi/phy/dsi_phy_28nm_8960.c | 26 ++----
drivers/gpu/drm/msm/dsi/phy/dsi_phy_7nm.c | 92 +++++++++----------
include/linux/clk-provider.h | 34 +++++++
7 files changed, 209 insertions(+), 180 deletions(-)
--
2.36.1
More information about the Freedreno
mailing list