[PATCH v4 1/2] drm/msm/dpu: Set input_sel bit for INTF
Abhinav Kumar
quic_abhinavk at quicinc.com
Wed Dec 13 21:31:54 UTC 2023
On 12/13/2023 1:30 PM, Jessica Zhang wrote:
> Set the input_sel bit for encoders as it was missed in the initial
> implementation.
>
> Reported-by: Rob Clark <robdclark at gmail.com>
> Closes: https://gitlab.freedesktop.org/drm/msm/-/issues/39
> Fixes: 91143873a05d ("drm/msm/dpu: Add MISR register support for interface")
> Signed-off-by: Jessica Zhang <quic_jesszhan at quicinc.com>
> ---
> drivers/gpu/drm/msm/disp/dpu1/dpu_hw_intf.c | 2 +-
> drivers/gpu/drm/msm/disp/dpu1/dpu_hw_lm.c | 2 +-
> drivers/gpu/drm/msm/disp/dpu1/dpu_hw_util.c | 9 +++++++--
> drivers/gpu/drm/msm/disp/dpu1/dpu_hw_util.h | 3 ++-
> 4 files changed, 11 insertions(+), 5 deletions(-)
>
Reviewed-by: Abhinav Kumar <quic_abhinavk at quicinc.com>
More information about the Freedreno
mailing list